A K-Band Low-Loss High-Isolation CMOS SPDT Switch Based on Multi-Tap Inductor Technique

Peng, Na; Zhao, Dixian

doi:10.1109/rfit.2019.8929127

Cited by 7 publications

(2 citation statements)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Therefore, the switch shows great demand and is an essential component in MMW 5G systems for TDD application. 4,5 The power handling capability and isolation are especially of great concern when the switch works in the transmit mode. In conventional series-shunt SPDT design, there is usually a tradeoff between insertion loss and isolation caused by parasitic capacitors and resistors of transistors, and it limits the freedom of selection of transistor size.…”

Section: Introductionmentioning

confidence: 99%

“…In addition, a switch can also reduce the chip area, thus bringing about a more compact solution for MMW systems. Therefore, the switch shows great demand and is an essential component in MMW 5G systems for TDD application 4,5 . The power handling capability and isolation are especially of great concern when the switch works in the transmit mode.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

High isolation and high power of 0.13 µm CMOS SPDT switch using deep‐N‐well transistors and floating‐body technique in K‐band

Wang

Cheng

Wei

et al. 2023

Micro & Optical Tech Letters

View full text Add to dashboard Cite

A K‐band high isolation single‐pole double‐throw (SPDT) switch using a 0.13 µm CMOS process is presented. Two on‐state resistors of shunt Deep‐N‐Well (DNW) transistors are used to improve isolation. The floating‐body technique is utilized to enhance the power‐handling capability. The off‐state capacitors of two DNW transistors are employed to construct an impedance‐matching network. The switch achieves a measured insertion loss of 3.0–3.2 dB and an isolation of better than 35 dB from 17 to 27 GHz. A measured input 1 dB compression power (IP1dB) of 11.8 dBm is obtained at 24 GHz. The chip size of the proposed switch is 0.52 × 0.66 mm2 with a core area of only 0.33 × 0.27 mm2.

show abstract

Section: Introductionmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%