A Java Processor IP Design for Embedded SoC

Abstract

In this article, we present a reusable Java processor IP for application processors of embedded systems. For the Java microarchitecture, we propose a low-cost stack memory design that supports a two-fold instruction folding pipeline and a low-complexity Java exception handling hardware. We also propose a mapping between the Java dynamic class loading model and the SoC platform-based design principle so that the Java core can be encapsulated as a reusable IP. To achieve this goal, a two-level method area with two on-chip circular buffers is proposed as an interface between the RISC core and the Java core. The proposed architecture is implemented on a Xilinx Virtex-5 FPGA device. Experimental results show that its performance has some advantages over other Java processors and a Java VM with JIT acceleration on a PowerPC platform.

pamPython: proposta de um processador para executar algoritmos Python

“…Em sua maioria, são processadores que visam a execução de sistemas de tempo real, que não podem tolerar qualquer atraso. Esses trabalhos receberam os nomes de JAIP [Tsai et al 2015a], JAIP-MP [Tsai et al 2015b] e JOP [Schoeberl 2008]. A eles, são atribuídas funcionalidades específicas da linguagem Java e são utilizadas abordagens diferentes.…”

Accelerating OCaml Programs on FPGA

“…-For more complex languages, custom processors or virtual machines can be implemented in RTL to run high-level languages on FPGA. JAIP [28] is a Java Virtual Machine (JVM) written in VHDL, calling a softcore processor 2 to handle dynamic class-loading. JikesRVM [19] is a JVM implemented on a CPU using an FPGA for accelerating automatic dynamic memory management.…”