A High-Voltage Serial-In-Parallel-Out Shift Register With Amorphous Silicon TFTs

Wei, Yizhen; Wang, Dongping; Jiang, Shanshan; Ma, Hanbin; Yu, Jun

doi:10.1109/jeds.2023.3293232

Cited by 3 publications

(1 citation statement)

References 17 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…A shift register is an essential part of digital design that is used for data retrieval and storage. The shift register's conventional Serial-In Parallel-Out (SIPO) version is well-known for being straightforward and user-friendly (1) . However, the sequential flow of data bits across the full register causes delays, which is one of the main temporal restrictions of the SIPO design.…”

Section: Introductionmentioning

confidence: 99%

A Low Power Shift Register Based on Pulsed Latch

Shankar,

Rohith

2024

IJST

View full text Add to dashboard Cite

Objectives: To solve timing and power consumption issues in digital circuit design by creating a Low-Power Shift Register Based on Pulsed Latch (LPSR-PL). Targeting IoT sensors and portable devices for low-power operation, increase energy efficiency in shift registers by using numerous non-overlapping delayed pulsed clock signals, decoder-enabled design, and gated clock circuits. Methods: The work uses a unique strategy that decreases power consumption and timing difficulties by employing numerous non-overlapping delayed pulsed clock signals in the LPSR-PL. To improve data synchronisation, it combines latches into temporary store latches. The study uses a decoder-enabled design to compress control logic and simplify clock-pulse circuitry, resulting in power reductions. In addition, a gated clock circuit is designed to save energy by preventing pointless clock pulses during times of inactivity or static operation. Findings : The LPSR-PL is a good choice for contemporary digital circuit design as it efficiently addresses timing problems and reduces shift register power consumption. The employment of several non-overlapping delayed pulsed clock signals improves operating efficiency and data synchronisation. The employment of gated clock circuits, decoder-enabled architecture, and nonoverlapping clock signals has led to significant advancements in low-power shift register designs. For applications where energy conservation is crucial, such as Internet of Things sensors and portable devices, this technology provides a more energy-efficient option. The suggested model performs very well with a much reduced power usage of 0.502 µW. Novelty: Power consumption and timing accuracy have been problems with conventional shift registers for a very long time. Conventional methods' dependence on a single pulsed clock signal often produced inefficiencies and subpar results. The LPSR-PL, however, has altered the rules of the competition today by offering multiple non-overlapping delayed pulsed clock signals that signify a new era in digital circuits.

show abstract

Section: Introductionmentioning

confidence: 99%

A Low Power Shift Register Based on Pulsed Latch

Shankar,

Rohith

2024

IJST

View full text Add to dashboard Cite

show abstract

41‐2: Invited Paper: Active‐matrix Digital Microfluidics System for High‐Throughput Droplet Sample Processing

Jiang,

Wang,

Zhang

et al. 2024

Symp Digest of Tech Papers

Self Cite

View full text Add to dashboard Cite

We introduce a high‐throughput field programmable active‐matrix digital microfluidics system designed for large‐scale biological experiments. The fabricated microfluidics chip consists of a 640×280‐pixel array, each pixel measuring at 100×100 μm . This configuration enables the addressing of individual pixels, facilitating parallel droplet manipulation. The system utilizes 9T2C GOA circuits for generating row scanning signals, and 3T1C pixel circuits to provide driving voltage to individual pixels. The system exhibited a notably elevated proficiency in high‐resolution droplet generation and manipulation, with over 80% droplet division success rate and more than 20 hours of stable single‐droplet movement. The minimum volume of an individual droplet amenable to stable manipulation is 1.2 nL, featuring a droplet resolution of four pixels, which is two orders of magnitude less than the previously reported volume at IEDM. This research lays the foundation for the utilization of digital microfluidics in the realms of in vitro diagnostics and biological and chemical experiments focused on single‐cell analyses.

show abstract