A high-performance hybrid memory architecture for embedded CMPs using a convex optimization model

Abstract

In this article, we present a convex optimization model to design a stacked hybrid memory system for 3D embedded chip-multiprocessors (eCMP). Our convex model optimizes numbers and placement of SRAM and STT-RAM memories on the memory layer, and maps applications/threads on cores in the core layer effectively. The detailed proposed model satisfies the power constraint which is the main challenge of dark-silicon era. Experimental results show that the proposed architecture considerably improves the energydelay product (EDP) and performance of the 3D eCMP compared to the Baseline memory design.