2023
DOI: 10.1016/j.vlsi.2022.10.012
|View full text |Cite
|
Sign up to set email alerts
|

A high-performance convolution block oriented accelerator for MBConv-Based CNNs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2023
2023
2024
2024

Publication Types

Select...
4

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(3 citation statements)
references
References 8 publications
0
3
0
Order By: Relevance
“…The MBConv block was first introduced from MobileNetV2 [55], and it is widely used in lightweight CNN designs because the number of parameters and computational effort of the MBConv block is less than the regular convolution [56], and the overall architecture of the MBConv block is shown in figure 3. As can be seen in figure 3, the MBConv block first upscales the input features by 1 × 1 convolution to obtain a more complex feature representation.…”
Section: Mbconv Blockmentioning
confidence: 99%
“…The MBConv block was first introduced from MobileNetV2 [55], and it is widely used in lightweight CNN designs because the number of parameters and computational effort of the MBConv block is less than the regular convolution [56], and the overall architecture of the MBConv block is shown in figure 3. As can be seen in figure 3, the MBConv block first upscales the input features by 1 × 1 convolution to obtain a more complex feature representation.…”
Section: Mbconv Blockmentioning
confidence: 99%
“…last step is a classification layer composed of a 1 � 1 CL, a pooling layer, and a fully connected (FC) layer (for details on the mentioned networks, see refs. [118,119]). Figure 4 shows the structure of MBConv, in which the MBConv network includes two 1 � 1 convolution layers, a depth wise separable CL (kernel size is 3 � 3 or 5 � 5), a squeeze-and-excitation (SE) module, a shortcut connection, and a dropout layer.…”
Section: Deep Learning Model For Feature Extractionmentioning
confidence: 99%
“…However, some engines will be idle when the computation does not satisfy the order in which the PWC layer is computed before the DWC layer, or when the PWC accelerator is bypassed. Other designs [10][11][12][13][14] that use a partially pipelined architecture have similar engine idle problems, which reduce resource utilization. In contrast to the pipeline architecture is the single-engine architecture.…”
Section: Introductionmentioning
confidence: 99%