2024
DOI: 10.1016/j.mejo.2024.106341
|View full text |Cite
|
Sign up to set email alerts
|

A high constancy and noise suppression voltage shift generator in SEIR-based BIST circuit for ADC linearity test

Yiyao Huang,
Guolong Fu,
Xianghui Zhang
et al.
Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 5 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?