A heterogeneous modules interconnection architecture for FPGA-based partial dynamic reconfiguration

He, Miao; Cui, Yanzhe; Mahoor, Mohammad H.; Voyles, Richard M.

doi:10.1109/recosoc.2012.6322887

Cited by 8 publications

(8 citation statements)

References 13 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…A multi-stage non-blocking communication architecture is presented in [100]; the system supports both uni-cast and multi-cast communications via a multi-stage switching architecture. A Morphing Crossbar architecture is presented in [101], which allows reconfigurable functional units to be connected to different I/O pins as the system-level connectivity changes.…”

Section: Fully-connected Crossbarmentioning

confidence: 99%

A framework and method for the run-time on-chip synthesis of multi-mode self-organized reconfigurable stream processors

Dumitriu¹

2023

Preprint

View full text Add to dashboard Cite

A number of modern digital processing systems implement complex multi-mode applications with high performance requirements and strict operating constraints; examples include video processing and telecommunication applications. A number of these systems use increasingly large FPGAs as the implementation medium, due to reduced development costs. The combination of increases in FPGA capacity and system complexity has lead to a non-linear increase in system implementation effort. If left unchecked, implementation effort for such systems will reach the point where it becomes a design and development bottleneck. At the same time, the reduction in transistor size used to manufacture these devices can lead to increased device fault rates. To address these two problems, the Multi-mode Adaptive Collaborative Reconfigurable self-Organized System (MACROS) Framework and design methodology is proposed and described in this work. The MACROS Framework other the ability for run-time architecture adaptation by integrating FPGA configuration into regular operation. The MACROS Framework allows for run-time generation of Application-Specific Processors (ASPs) through the deployment, assembly and integration of pre-built functional units; the framework further allows the relocation of functional units without affecting system functionality. The use of functional units as building blocks allows the system to be implemented on a piece-by-piece basis, which reduces the complexity of mapping, placement and routing tasks; the ability to relocate functional units allows fault mitigation by avoiding faulty regions in a device. The proposed framework has been used to implement multiple video processing systems which were used as verification and testing instruments. The MACROS framework was found to successfully support run-time architecture adaptation in the form of functional unit deployment and relocation in high performance systems. For large systems (more than 100 functional units), the MACROS Framework implementation effort, measured as time cost, was found to be one third that of a traditional (monolithic) system; more importantly, in MACRO Systems this time cost was found to increase linearly with system complexity (the number of functional units). When considering fault mitigation capabilities, the resource overhead associated with the MACROS Framework was found to be up to 85 % smaller than a traditional Triple Module Redundancy (TMR) solution.

show abstract

Section: Fully-connected Crossbarmentioning

confidence: 99%

A framework and method for the run-time on-chip synthesis of multi-mode self-organized reconfigurable stream processors

Dumitriu¹

2023

Preprint

View full text Add to dashboard Cite

show abstract

“…They cannot cross node boundaries, which is essential for structural assembly. In ReFrESH, we extended to EVM [5] by combining our software adaptation [10] and hardware adaptation [9].…”

Section: B Consideration Of Structural Assemblymentioning

confidence: 99%

“…ReFrESH is an extension of EVM, since it not only supports runtime software adaptation by dynamically linking code modules into the operating system, but also supports dynamic hardware adaptation. Following two parts introduce our prior work of both hardware and software reconfiguration, details of them could be found in [9] [10].…”

Section: Evm-based Reconfigurationmentioning

confidence: 99%

“…Architectures and tools for hardware static and partial dynamic reconfiguration (PDR) have been developed, which includes real-time operating system, application software, Morphing Bus and Morphing Crossbar [18] [9]. Morphing Crossbar is a specialized PDR architecture that includes two parts: one is responsible for the data flow and reconfiguration control (wrapper); another is responsible for the data processing (function).…”

Section: A Hardware Reconfigurationmentioning

confidence: 99%

See 1 more Smart Citation

ReFrESH: A self-adaptive architecture for autonomous embedded systems

Cui

Voyles

Mahoor

2013

2013 IEEE International Conference on Automation Science and Engineering (CASE)

Self Cite

View full text Add to dashboard Cite

This paper presents an architecture for automating the reconfiguration of system deal with unforeseen situations, named ReFrESH, for distributed autonomous embedded systems which 1) supports both hardware and software reconfiguration based on task-related functional requirements without disturbing system at runtime; 2) provides a type of Embedded Virtual Machine to facilitate components distribution across node boundaries; 3) generates optimal configurations dynamically based on non-functional requirements. The feasibility of ReFrESH and its management algorithms are evaluated for "visual servoing" of three miniature robot scenario. Moreover, one self-adaptive application is implemented to show the realistic performance of ReFrESH. The results demonstrate that ReFrESH can enable the system to handle various situations dynamically and decrease the complexity of self-adaptation.

show abstract

“…The details of local crossbar scheduler and process of partial dynamic reconfiguration can be found in our previous work [19].…”

Section: A Hardware Adaption -Partial Dynamic Reconfigurationmentioning

confidence: 99%

A self-adaptation framework for resource constrained miniature search and rescue robots

Cui

Voyles

et al. 2012

2012 IEEE International Symposium on Safety, Security, and Rescue Robotics (SSRR)

Self Cite

View full text Add to dashboard Cite

The size of miniature urban search and rescue robots forces constraints on critical resources such as power, space, and computational ability. To alleviate the effect of resource constraints, it is prudent to let robots adapt themselves autonomously in reaction to unforeseen conditions in disaster area. Software adaptation has been the goal of many researchers, but hardware adaptation is an important aspect, too. In this paper, we present a self-adaptation framework for heterogeneous multi-robot collectives, which consists of partial dynamic reconfiguration for hardware adaptation, module migration for software adaptation, and task performance evaluation to enable autonomous adaptation. These things taken together represent an Embedded Virtual Machine for hardware/software task migration. Our Morphing Crossbar structure, which interconnects reusable hardware modules, is presented to increase the partial dynamic reconfiguration performance. Combined with the runtime downloading and installation of reusable software modules based on the port-based object framework in our PBO/RT realtime operating system, high-performance, heterogeneous, runtime adaptation of hardware/software real-time computational systems is achieved. The adaptation evaluators provide the ability of robotic systems to self-diagnose and self-adapt with an appropriate, distributed configuration monitor. We have implemented this self-adaptation framework in our RecoNode CPU node. By using RecoNode-based CRAWLER and HexRotor robots, an application scenario is presented in order to show the feasibility of this framework.

show abstract

A heterogeneous modules interconnection architecture for FPGA-based partial dynamic reconfiguration

Cited by 8 publications

References 13 publications

A framework and method for the run-time on-chip synthesis of multi-mode self-organized reconfigurable stream processors

A framework and method for the run-time on-chip synthesis of multi-mode self-organized reconfigurable stream processors

ReFrESH: A self-adaptive architecture for autonomous embedded systems

A self-adaptation framework for resource constrained miniature search and rescue robots

Contact Info

Product

Resources

About