2021 11th International Symposium on Topics in Coding (ISTC) 2021
DOI: 10.1109/istc49272.2021.9594063
|View full text |Cite
|
Sign up to set email alerts
|

A Flexible and Portable Real-time DVB-S2 Transceiver using Multicore and SIMD CPUs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
2
0

Year Published

2023
2023
2024
2024

Publication Types

Select...
1
1

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 6 publications
0
2
0
Order By: Relevance
“…This paper is an extension of a previous work 40 in which we presented a complete, real‐life example, digital communication system (a DVB‐S2 transceiver) running on both x86 (Intel® ) and ARM (Cavium® ) CPUs, that meets real‐time requirements for ground‐satellite transceivers. This paper includes the DVB‐S2 software transceiver as well as the following new contributions: A DSEL based on C++ to build parallel dataflow graphs for SDR signal processing, supporting loops (including nested and input‐dependent ones), conditionals, early exits, pipeline and fork/join parallelism; A set of micro‐benchmarks to analyze the time taken by the different constructs; In‐depth insights to understand the performance and the genericity of the proposed DVB‐S2 transceiver (for instance, two pipeline implementations are compared and its implementation with the proposed DSEL is shown); A comprehensive and “as fair as possible” comparison with State‐of‐the‐Art DVB‐S2 software transceivers. …”
Section: Introductionmentioning
confidence: 98%
See 1 more Smart Citation
“…This paper is an extension of a previous work 40 in which we presented a complete, real‐life example, digital communication system (a DVB‐S2 transceiver) running on both x86 (Intel® ) and ARM (Cavium® ) CPUs, that meets real‐time requirements for ground‐satellite transceivers. This paper includes the DVB‐S2 software transceiver as well as the following new contributions: A DSEL based on C++ to build parallel dataflow graphs for SDR signal processing, supporting loops (including nested and input‐dependent ones), conditionals, early exits, pipeline and fork/join parallelism; A set of micro‐benchmarks to analyze the time taken by the different constructs; In‐depth insights to understand the performance and the genericity of the proposed DVB‐S2 transceiver (for instance, two pipeline implementations are compared and its implementation with the proposed DSEL is shown); A comprehensive and “as fair as possible” comparison with State‐of‐the‐Art DVB‐S2 software transceivers. …”
Section: Introductionmentioning
confidence: 98%
“…For a SDR operating in antennas or transceivers, memory footprint is not an issue and all tasks run on CPU cores. This paper is an extension of a previous work 40 in which we presented a complete, real-life example, digital communication system (a DVB-S2 transceiver) running on both x86 (Intel® ) and ARM (Cavium® ) CPUs, that meets real-time requirements for ground-satellite transceivers. This paper includes the DVB-S2 software transceiver as well as the following new contributions:…”
mentioning
confidence: 99%