A Fault Analytic Method against HB+

Carrijo, José; Tonicelli, Rafael; Nascimento, Anderson C. A.

doi:10.1587/transfun.e94.a.855

Cited by 5 publications

(3 citation statements)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…This attack carried out while computation transferring is carried out by means of bus or in the register or reminiscence [52], [58], [59].…”

Section: B Data Processing Part Attackmentioning

confidence: 99%

A Survey on Efficient and Secure Implementation of ECDSA against Fault Attack

Kaushalya¹

2020

IJETER

View full text Add to dashboard Cite

Public key cryptography provides fundamental protection components in contemporary cryptosystems, packages and protocols guaranteeing privacy, credibility and non-reputability of electronic correspondences and information stockpiling. Elliptic Curve Cryptography (ECC) gives high security and preferable execution over other public key techniques and these algorithms strengthen against various attacks. This paper presents a precise and complete review of an update of the Elliptic Curve Digital Signature (ECDSA) algorithm and fault attack and its countermeasures and describes about the future work to be done.

show abstract

“…This attack carried out while computation transferring is carried out by means of bus or in the register or reminiscence [52], [58], [59].…”

Section: B Data Processing Part Attackmentioning

confidence: 99%

A Survey on Efficient and Secure Implementation of ECDSA against Fault Attack

Kaushalya¹

2020

IJETER

View full text Add to dashboard Cite

show abstract

“…Attacks on data processing part. A device can be disturbed while performing a computation, which will cause an erroneous intermediate or final result [22], [23], [24], [25], [1], [26], [27], [28], [29], [30], [31], [32], [33], [34], [35], [36]. Note that the same effect can be caused if a fault is injected while the result is transferred via a bus, or even when it is stored in registers/memory.…”

Section: Fault Targetsmentioning

confidence: 99%

Hardware Designer's Guide to Fault Attacks

Karaklajic

Schmidt

Verbauwhede

2013

IEEE Trans. VLSI Syst.

144

View full text Add to dashboard Cite

Hardware designers invest a significant design effort when implementing computationally intensive cryptographic algorithms onto constrained embedded devices to match the computational demands of the algorithms with the stringent area, power and energy budgets of the platforms. When it comes to designs that are employed in potential hostile environments, another challenge arises: the design has to be resistant against attacks based on the physical properties of the implementation, the so-called implementation attacks. This creates an extra design concern for a hardware designer. This paper gives an insight into the field of fault attacks and countermeasures to help the designer to protect the design against this type of implementation attacks. We analyze fault attacks from different aspects and expose the mechanisms they employ to reveal a secret parameter of a device. In addition, we classify the existing countermeasures and discuss their effectiveness and efficiency. The result of this work is a guide for selecting a set of countermeasures which provides a sufficient security level to meet the constraints of the embedded devices.

show abstract

“…For example, a parity check of an addition or a multiplication. [27], [4], [3], [44], [11] [12], [21], [36], [39], [8], [23], [41], [42], [48], [28], [5], [24], [7], [17], [38], [43] [41], [42], [38], [43] Fault Model Bit Wise Word Wise Variable Wise [39], [9], [2], [5], [36], [12], [21], [8], [23] [4], [3], [47] [51], [25], [27], [44], [11], [48], [28], [24], [49], [7], [17] Abstraction Level…”

Section: Classification Of Countermeasuresmentioning

confidence: 99%

The Fault Attack Jungle - A Classification Model to Guide You

Verbauwhede

Karaklajic

Schmidt

2011

2011 Workshop on Fault Diagnosis and Tolerance in Cryptography

View full text Add to dashboard Cite

Abstract-For a secure hardware designer, the vast array of fault attacks and countermeasures looks like a jungle. This paper aims at providing a guide through this jungle and at helping a designer of secure embedded devices to protect a design in the most efficient way. We classify the existing fault attacks on implementations of cryptographic algorithms on embedded devices according to different criteria. By doing do, we expose possible security threats caused by fault attacks and propose different classes of countermeasures capable of preventing them.

show abstract

A Fault Analytic Method against HB+

Cited by 5 publications

References 7 publications

A Survey on Efficient and Secure Implementation of ECDSA against Fault Attack

A Survey on Efficient and Secure Implementation of ECDSA against Fault Attack

Hardware Designer's Guide to Fault Attacks

The Fault Attack Jungle - A Classification Model to Guide You

Contact Info

Product

Resources

About