2022
DOI: 10.1109/tpel.2022.3165116
|View full text |Cite
|
Sign up to set email alerts
|

A Fast-Transient Capacitorless LDO With Dual Paths Active-Frequency Compensation Scheme

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
5
0
1

Year Published

2022
2022
2024
2024

Publication Types

Select...
9
1

Relationship

0
10

Authors

Journals

citations
Cited by 29 publications
(9 citation statements)
references
References 34 publications
0
5
0
1
Order By: Relevance
“…This will have a substantial impact on the stability under various load situations. Therefore, by separating the pole at the gate of power transistor, a buffer placed at the output of EA is employed to reduce the impedance and enhance stability [25,26,27,28]. where g m33 , g m34 and g m35 are the transconductance of M33, M34 and M35, respectively, and r o33 is the output resistance of M33.…”
Section: Design Of the Dynamically-biased Buffermentioning
confidence: 99%
“…This will have a substantial impact on the stability under various load situations. Therefore, by separating the pole at the gate of power transistor, a buffer placed at the output of EA is employed to reduce the impedance and enhance stability [25,26,27,28]. where g m33 , g m34 and g m35 are the transconductance of M33, M34 and M35, respectively, and r o33 is the output resistance of M33.…”
Section: Design Of the Dynamically-biased Buffermentioning
confidence: 99%
“…For SoC application, removal of the off-chip capacitor can reduce the area of the printed circuit board (PCB) and the number of I/O pads on the chip, which is significantly beneficial in terms of integration. Therefore, in recent years, fully integrated LDO (or OCL-LDO) regulators have been widely studied and reported [ 3 , 4 , 5 , 6 , 7 , 8 , 9 , 10 , 11 , 12 , 13 , 14 , 15 , 16 ]. The output load capacitor mainly comes from parasitics of the power line, which is generally modeled from a few decades to 100 pF, and several orders lower than the off-chip capacitor.…”
Section: Introductionmentioning
confidence: 99%
“…Other LDOs designed with a two-stage amplifier structure also suffer from low gain, especially when operating at low supply voltages [ 15 , 16 , 17 , 18 ]. In [ 19 , 20 , 21 ], adaptive biasing techniques are adopted to improve the transient response of the LDO while maintaining low quiescent power consumption at light loads. However, this solution only works when switching from a heavy load to a light load.…”
Section: Introductionmentioning
confidence: 99%