2001
DOI: 10.1109/7260.959312
|View full text |Cite
|
Sign up to set email alerts
|

A Faraday cage isolation structure for substrate crosstalk suppression

Abstract: Abstract-We have exploited a recently-developed, through-wafer via technology in silicon to implement a novel Faraday cage scheme for substrate crosstalk suppression in system-on-chip (SOC) applications. The Faraday cage structure consists of a ring of grounded vias encircling sensitive or noisy portions of a chip. The via technology features high aspect ratio, through-wafer holes filled with electroplated Cu and lined with a silicon nitride barrier layer. The new Faraday cage structure has shown crosstalk sup… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
21
0

Year Published

2002
2002
2020
2020

Publication Types

Select...
6
1
1

Relationship

1
7

Authors

Journals

citations
Cited by 38 publications
(21 citation statements)
references
References 12 publications
(17 reference statements)
0
21
0
Order By: Relevance
“…We have exploited the high-aspect ratio of our substrate vias to demonstrate a novel Faraday cage isolation scheme to suppress substrate crosstalk [12]. The Faraday cage consists of a ring of substrate vias connected to the grounded backplane on the backside of the substrate and shorted together by a ring of metal on the frontside (Fig.…”
Section: A Motivationmentioning
confidence: 99%
See 2 more Smart Citations
“…We have exploited the high-aspect ratio of our substrate vias to demonstrate a novel Faraday cage isolation scheme to suppress substrate crosstalk [12]. The Faraday cage consists of a ring of substrate vias connected to the grounded backplane on the backside of the substrate and shorted together by a ring of metal on the frontside (Fig.…”
Section: A Motivationmentioning
confidence: 99%
“…Substrates had a resistivity of [10][11][12][13][14][15][16][17][18][19][20] cm. In the following paragraphs, we give details about each of the key process steps in our technology.…”
Section: Fabrication Technologymentioning
confidence: 99%
See 1 more Smart Citation
“…Substrate crosstalk between through wafer interconnects will become a significant barrier toward the enabling of silicon carrier based SiP. Several methods used to suppress substrate crosstalk include the use of high resistivity substrate [2][3] and isolation schemes such as faraday cages [4][5], metal-filled trenches [6] and porous silicon [7]. However, high resistivity silicon substrate is costly and isolation schemes occupies additional silicon footprint.…”
Section: Introductionmentioning
confidence: 99%
“…Many solutions have been proposed to reduce coupling and cross talk including via hole fences [6,7], guarded ground tracks [8], step shaped transmission lines [9], and even faraday cages [10]. All of these approaches, however, use metals and can produce even more problems in the framework of a 3D system because the isolation structures themselves occupy space and limit how closely components can be placed.…”
Section: Introductionmentioning
confidence: 99%