2017 IEEE International Symposium on Circuits and Systems (ISCAS) 2017
DOI: 10.1109/iscas.2017.8050526
|View full text |Cite
|
Sign up to set email alerts
|

A dual band FMCW radar receiver with integrated active balun and baseband AGC loop

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2018
2018
2020
2020

Publication Types

Select...
4
1

Relationship

1
4

Authors

Journals

citations
Cited by 11 publications
(2 citation statements)
references
References 20 publications
0
2
0
Order By: Relevance
“…This chip is a modified version of a previous design reported in [16], where on the RX side, it includes the same integrated low‐noise amplifier, mixer, baseband variable gain amplifier and automatic gain control loop. While on the TX side, the integrated VCO in [16] is replaced by the external 24 GHz VCO (Chip 1) followed by the 24 GHz frequency divider‐by‐10 (Chip 2) such that together with the integrated multi‐modulus divider (MMD), sigma–delta modulator (SDM), phase frequency detector and charge pump (CP), a 24 GHz Frac‐N PLL is created. For chirp generation, the fractional (and integer) parts of the PLL frequency control word are incremented gradually using a chirp counter at a rate that is faster than the PLL BW, such that a smooth frequency ramp is generated at the PLL output.…”
Section: System Designmentioning
confidence: 99%
See 1 more Smart Citation
“…This chip is a modified version of a previous design reported in [16], where on the RX side, it includes the same integrated low‐noise amplifier, mixer, baseband variable gain amplifier and automatic gain control loop. While on the TX side, the integrated VCO in [16] is replaced by the external 24 GHz VCO (Chip 1) followed by the 24 GHz frequency divider‐by‐10 (Chip 2) such that together with the integrated multi‐modulus divider (MMD), sigma–delta modulator (SDM), phase frequency detector and charge pump (CP), a 24 GHz Frac‐N PLL is created. For chirp generation, the fractional (and integer) parts of the PLL frequency control word are incremented gradually using a chirp counter at a rate that is faster than the PLL BW, such that a smooth frequency ramp is generated at the PLL output.…”
Section: System Designmentioning
confidence: 99%
“…The directly reflected signal is added through a power combiner to the received sub‐harmonic signal generated from the active tag. For the sake of comparison, a similar setup is used for a conventional primary FMCW radar using the same hardware from [16] at 2.4 GHz as shown in Fig. 9 b .…”
Section: System Measurementsmentioning
confidence: 99%