1988
DOI: 10.1109/4.323
|View full text |Cite
|
Sign up to set email alerts
|

A direct digital synthesizer with 100-MHz output capability

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
9
0

Year Published

1994
1994
2021
2021

Publication Types

Select...
7
1

Relationship

0
8

Authors

Journals

citations
Cited by 30 publications
(9 citation statements)
references
References 1 publication
0
9
0
Order By: Relevance
“…DDFS is based on the principle that phase change accumulation can generate a digitized waveform at higher frequencies. (15) DDFS can be implemented with three distinct parts, as shown in Fig. 4.…”
Section: Ddfsmentioning
confidence: 99%
See 1 more Smart Citation
“…DDFS is based on the principle that phase change accumulation can generate a digitized waveform at higher frequencies. (15) DDFS can be implemented with three distinct parts, as shown in Fig. 4.…”
Section: Ddfsmentioning
confidence: 99%
“…The advantages of DDFS include fine frequency steps, smooth frequency transitions, and fast switching times. (15)(16)(17) In particular, the property of fine frequency steps can make the frequency of the two transmitting signals of our system be very close (even smaller than 1 Hz). Therefore, the measurement range of temperature can easily be expanded just by using two signals, instead of increasing the number of transmitting signals.…”
Section: Introductionmentioning
confidence: 99%
“…In this method, a parabola whose maximum and -axis intersections are the same as that of the sine half-period is generated by digital hardware and is considered as the initial guess for the sine function. Such a parabola is expressed as (2) for . A quarter-period and complete period of a sinusoid and the fitted parabola described by (2) are depicted in Fig.…”
Section: Idea Descriptionmentioning
confidence: 99%
“…Manuscript 1) Based on ROM lookup tables, containing amplitude samples of a complete-, half-, or quarter-period of a sinusoid, and addressed by the digital phase, which is generated by the phase accumulator. In the case of half-or quarter-period ROM lookup tables, the other half-or quarter periods are reconstructed from the stored data [2]- [9]. 2) Computational methods, trying to compute the sine amplitude samples from the digital phase, which is generated by the phase accumulator.…”
Section: Introductionmentioning
confidence: 99%
“…Traditionally, PLLs are analog circuits that employ a voltage-controlled oscillator (VCO) for converting voltage levels to frequencies. Although analog PLLs can feature high output frequencies and excellent spectral purity [3], they exhibit shortcomings such as narrow operating frequency ranges [4], highly nonlinear frequency versus voltage characteristics [5], etc.. These shortcomings come to the fore when PLL designs migrate to deep-submicron (DSM) CMOS processes, which offer very limited voltage headroom [6].…”
Section: Introductionmentioning
confidence: 99%