2020 30th International Conference on Field-Programmable Logic and Applications (FPL) 2020
DOI: 10.1109/fpl50879.2020.00063
|View full text |Cite
|
Sign up to set email alerts
|

A Digital Root Based Modular Reduction Technique for Power Efficient, Fault Tolerance in FPGAs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2022
2022
2022
2022

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 12 publications
0
1
0
Order By: Relevance
“…The modular reduction is the most complex of them. Various number-theoretic methods for dividing and calculating the remainder when dividing by the module P and devices for their hardware implementation are proposed in research-scientific articles and patents [17]- [30].…”
Section: Introductionmentioning
confidence: 99%
“…The modular reduction is the most complex of them. Various number-theoretic methods for dividing and calculating the remainder when dividing by the module P and devices for their hardware implementation are proposed in research-scientific articles and patents [17]- [30].…”
Section: Introductionmentioning
confidence: 99%