2008 Symposium on VLSI Technology 2008
DOI: 10.1109/vlsit.2008.4588608
|View full text |Cite
|
Sign up to set email alerts
|

A designer friendly 45nm high performance technology with in-situ C-doped e-SiGe & dual stress liner in SRAM

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 2 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?