1995
DOI: 10.1142/9789812797766_0004
|View full text |Cite
|
Sign up to set email alerts
|

A Design Methodology for Very Large Array Processors—part 1: Gipop Processor Array

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Publication Types

Select...
1

Relationship

1
0

Authors

Journals

citations
Cited by 1 publication
(2 citation statements)
references
References 0 publications
0
2
0
Order By: Relevance
“…The basic technique used for designing a massively parallel architecture for Very Large Problems (VLPs) is to express the VLP's in terms of G-set functions [5] corresponding to Sum of Product (SOP), Inner Product (IP), Product of Sum (POS),…”
Section: Pacube Vlsi Array Based Massively Parallel Architecture For mentioning
confidence: 99%
See 1 more Smart Citation
“…The basic technique used for designing a massively parallel architecture for Very Large Problems (VLPs) is to express the VLP's in terms of G-set functions [5] corresponding to Sum of Product (SOP), Inner Product (IP), Product of Sum (POS),…”
Section: Pacube Vlsi Array Based Massively Parallel Architecture For mentioning
confidence: 99%
“…These arrays are ultrahigh performance chips meant for special purpose systems. Another important feature is the architecture of the macrocell, which is designed in such a way that the functional units corresponding to the G-set equations [5] when mapped on the macrocell arrays possess identical data flow control. This leads to highly simplified control design for executing complex computations.…”
Section: Introductionmentioning
confidence: 99%