A Current Copying Structure for Current-mode monotonic Digital-to-Analog converters

Merino, J.L.; Terés, Lluís; Carrabina, Jordi

doi:10.1109/iscas.2006.1692858

2006 IEEE International Symposium on Circuits and Systems

DOI: 10.1109/iscas.2006.1692858

|View full text |Cite

A Current Copying Structure for Current-mode monotonic Digital-to-Analog converters

J.L. Merino¹,

Lluís Terés²,

Jordi Carrabina³

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Publication Types

Select...

Article1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

(1 citation statement)

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Previous work that implemented dynamic DACs based on floatinggate transistors [2] or current memory cells [3] primarily focused on device mismatch elimination in single DACs [4], rather than on the application of distributed DAC arrays as in our work. The novelty of this work is related to the dynamic operation based on deep-trench capacitors that allow the design of ultra-small DAC array cells.…”

mentioning

confidence: 99%

Small-area, periodically-refreshed DAC array in 45 nm SOI CMOS

Kossel

2010

Electron. Lett.

View full text Add to dashboard Cite

A small-area digital-to-analogue converter (DAC) in 45 nm SOI CMOS technology is presented that is based on a centrally located, static current-mode DAC, the output current of which is fed to an array of distributed, dynamically-refreshed small-area DACs. Owing to the dynamic operation of the distributed DACs, a single array element can be made as small as 8 × 8 mm. The measured retention time of a single array element with 7-bit resolution is 3 ms at a temperature of 1258C.Introduction: The large number of available transistors in modern technologies allows circuit designers to build ever more complex circuits with an increasing number of adjustable coefficients and parameters. To implement a 'measure-all-adjust-all strategy', area-efficient DAC arrays are required. A typical application of DAC arrays is given by the coefficient update of decision-feedback equalisers in high-speed serial links [1].Previous work that implemented dynamic DACs based on floatinggate transistors [2] or current memory cells [3] primarily focused on device mismatch elimination in single DACs [4], rather than on the application of distributed DAC arrays as in our work. The novelty of this work is related to the dynamic operation based on deep-trench capacitors that allow the design of ultra-small DAC array cells.

show abstract

mentioning

confidence: 99%

Small-area, periodically-refreshed DAC array in 45 nm SOI CMOS

Kossel

2010

Electron. Lett.

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

hi@scite.ai

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

A Current Copying Structure for Current-mode monotonic Digital-to-Analog converters

Cited by 1 publication

References 5 publications

Small-area, periodically-refreshed DAC array in 45 nm SOI CMOS

Small-area, periodically-refreshed DAC array in 45 nm SOI CMOS

Contact Info

Product

Resources

About