2015
DOI: 10.1016/j.cageo.2015.03.016
|View full text |Cite
|
Sign up to set email alerts
|

A conflict-free, path-level parallelization approach for sequential simulation algorithms

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
4
0

Year Published

2015
2015
2018
2018

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 12 publications
(4 citation statements)
references
References 23 publications
0
4
0
Order By: Relevance
“…In comparison with other reported parallelization strategies, particularly Rasera et al (2015), the efficiency obtained is comparable only in the larger cases of SISIM with 64 or 128 maximum neighbours. However, the results reported must not be compared directly, since different base codes and parameters were used.…”
Section: Discussionmentioning
confidence: 72%
See 1 more Smart Citation
“…In comparison with other reported parallelization strategies, particularly Rasera et al (2015), the efficiency obtained is comparable only in the larger cases of SISIM with 64 or 128 maximum neighbours. However, the results reported must not be compared directly, since different base codes and parameters were used.…”
Section: Discussionmentioning
confidence: 72%
“…Path-level parallelization is based on the partition of the domain into zones that can be handled by different processes or threads. Rasera et al (2015), based on the strategy proposed by Vargas et al (2007), developed a novel path-level conflict-free parallelization for the SGS method with promising future results in the SIS context. In the same context, Mariethoz (2010) and posteriorly Tahmasebi et al (2012) developed a master-slave strategy that distributes the grid nodes among several processors, using a multi-core cluster or a graphical unit processor (GPU).…”
Section: Introductionmentioning
confidence: 99%
“…In a similar fashion, the multiple point statistical methods have also used the effect of iterations on removing the artifacts (Pourfard et al 2017;. It should be noted that the sequential algorithms can be parallel using different strategies which are not discussed in this review chapter (Rasera et al 2015;Tahmasebi et al 2012b).…”
Section: Simulated Annealingmentioning
confidence: 99%
“…We choose to parallelize at realization level because it introduces minimal modifications in the code, which is one of our main objectives. Although the node level is the finest-grained scheme, we leave this task as a future work to explore with other technologies (accelerators and co-processors), nested-parallelism with threads or task-based parallelism [20]. The parallel pragma is added in the loop of line 2 from Algorithm 5.…”
Section: (V23)mentioning
confidence: 99%