2015 10th International Conference on Design &Amp; Technology of Integrated Systems in Nanoscale Era (DTIS) 2015
DOI: 10.1109/dtis.2015.7127366
|View full text |Cite
|
Sign up to set email alerts
|

A concurrent BIST scheme for read only memories

Abstract: Input vector monitoring concurrent Built-In SelfTest (BIST) schemes perform testing during the normal operation of the circuit without imposing a need to set the circuit off-line in order to perform the test. In this work we present an input vector monitoring concurrent BIST scheme, specially designed for the testing of ROM modules.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 8 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?