1993
DOI: 10.1109/19.231591
|View full text |Cite
|
Sign up to set email alerts
|

A complete scheme of built-in self-tests (BIST) structure for fault diagnosis in analog circuits and systems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

1997
1997
2018
2018

Publication Types

Select...
4
2
1

Relationship

0
7

Authors

Journals

citations
Cited by 20 publications
(2 citation statements)
references
References 7 publications
0
2
0
Order By: Relevance
“…A memory BIST that is based on error detecting codes is described in [6]. BIST and diagnosis of analog circuits is described in [5]. BIST for static RAMs is described in [13].…”
Section: Introductionmentioning
confidence: 99%
“…A memory BIST that is based on error detecting codes is described in [6]. BIST and diagnosis of analog circuits is described in [5]. BIST for static RAMs is described in [13].…”
Section: Introductionmentioning
confidence: 99%
“…The difficulties of testing such systems arises from the limited observability and controllability of internal circuit structures, along with the non-linear effect that analog faults may cause on a circuit [4,5,6]. Much research is currently addressing the observability and controllability problems by providing test structures on chip, i.e., the Built-In Self-Test (BIST) approach [7,8,9,10,111. In conjunction with analog BIST, work is also directed at the identification problem [12,13,14, 151, i.e., identifying the presence of faulty components in a network.…”
Section: : Introductionmentioning
confidence: 99%