2016
DOI: 10.1109/ted.2016.2597540
|View full text |Cite
|
Sign up to set email alerts
|

A Comparative Study of Defect Energy Distribution and Its Impact on Degradation Kinetics in GeO2/Ge and SiON/Si pMOSFETs

Abstract: Abstract-High mobility germanium (Ge) channel is considered as a strong candidate for replacing the Si in pMOSFETs in near future. It has been reported that the conventional power-law degradation kinetics of Si devices is inapplicable to Ge. In this work, further investigation is carried out on defect energy distribution, which clearly shows that this is because the defects in GeO 2 /Ge and SiON/Si devices have different physical properties. Three main differences are: 1) Energy alternating defects (EAD) exist… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
3
0
1

Year Published

2017
2017
2021
2021

Publication Types

Select...
4
3

Relationship

1
6

Authors

Journals

citations
Cited by 10 publications
(4 citation statements)
references
References 38 publications
0
3
0
1
Order By: Relevance
“…In this paper, the degradation is modeled using the (normalized) power law equation: where M is the normalized performance metric of interest, C 1 and N are the model fit parameters which in this instance are shown as functions of temperature. Such power law dependence is observed for degradation of contact resistance of mechanical switches (McLinn, 2016), trapping/de-trapping of charge carriers at the gate oxide interface in CMOS devices (Ma et al , 2016), or creep of solder joints (Kumar et al , 2012). This performance metric could be similarly modeled as a function of other environmental stressors like humidity, voltage, current, etc.…”
Section: Methodsmentioning
confidence: 95%
“…In this paper, the degradation is modeled using the (normalized) power law equation: where M is the normalized performance metric of interest, C 1 and N are the model fit parameters which in this instance are shown as functions of temperature. Such power law dependence is observed for degradation of contact resistance of mechanical switches (McLinn, 2016), trapping/de-trapping of charge carriers at the gate oxide interface in CMOS devices (Ma et al , 2016), or creep of solder joints (Kumar et al , 2012). This performance metric could be similarly modeled as a function of other environmental stressors like humidity, voltage, current, etc.…”
Section: Methodsmentioning
confidence: 95%
“…Content may change prior to final publication. can be categorized into three types: Generated Defects (GD), As-grown Traps (AT), and Energy Alternating Defects (EAD) [14,15,19,27]. GD cannot discharge under 0V and follow the same generation kinetics against effective stress time under DC/AC stress [28], thus can be excluded from the origin of "additional DC generation".…”
Section: Has Been Reported That Defects On Ge Mosfetsmentioning
confidence: 99%
“…实验表明, GeO 2 是较为理想的 high-k/Ge 界面钝化层, high-k/GeO 2 /Ge 的界 面态密度低, 能够提供较高的载流子迁移率 [8] . 但是, 与传统 Si 器件中的硅氧化物 (SiO 2 ) 相比, GeO 2 极不稳定 [9] , 易溶于水, 在空气中会发生降解. 同时, GeO 的禁带宽度比 GeO 2 小 [10] , 引入 GeO 会增 加栅极堆垛中的慢界面态, 严重影响器件的可靠性 (如图 2 所示).…”
Section: 栅极堆垛工程unclassified