1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156)
DOI: 10.1109/isscc.1998.672449
|View full text |Cite
|
Sign up to set email alerts
|

A commercial multithreaded RISC processor

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
5
0

Publication Types

Select...
5
4

Relationship

0
9

Authors

Journals

citations
Cited by 21 publications
(9 citation statements)
references
References 2 publications
0
5
0
Order By: Relevance
“…Chip-multithread (CMT) [8] processors aim to solve the problem from another point of view: they run different processes at the same time, assigning them resources dynamically according to the available resources and requirements. Historically the first CMT processor was a coarse-grained multithreading CPU (IBM RS64-II [9,10]) introduced in 1998: in this kind of processor only one thread executes at any instance. Whenever that thread experiments a long-latency delay (such as a cache miss), the processor swaps out the waiting thread and starts to execute the second thread.…”
Section: Multiprocessor-embedded Systemsmentioning
confidence: 99%
“…Chip-multithread (CMT) [8] processors aim to solve the problem from another point of view: they run different processes at the same time, assigning them resources dynamically according to the available resources and requirements. Historically the first CMT processor was a coarse-grained multithreading CPU (IBM RS64-II [9,10]) introduced in 1998: in this kind of processor only one thread executes at any instance. Whenever that thread experiments a long-latency delay (such as a cache miss), the processor swaps out the waiting thread and starts to execute the second thread.…”
Section: Multiprocessor-embedded Systemsmentioning
confidence: 99%
“…We propose a new way of implementing concurrent reference counting by exploiting two observations: Coarse-grain Multithreading (where multiple threads of execution share a processor but only one is being executed in a given cycle, this differs from traditional multiprogramming in that there is hardware support for extremely fast contextswitch time e.g., IBM RS64-II/III [23,24] arid Sun MAJC). All of these techniques give software the opportunity to implement closely-coupled threads cheaply by exploiting fast on-chip cominunication, as opposed to a typical shared multi-processor architecture where communication between processors is comparatively expensive.…”
Section: Introductionmentioning
confidence: 99%
“…(CMP, which is essentially a small-scale shared-memory multiprocessor on a single chip e.g., IBM Power4 [7,14], Sun MAJC [25], Compaq Piranha [1], NEC MP98 [11]) or Coarse-grain Multithreading (where multiple threads of execution share a processor but only one is being executed in a given cycle, this differs from traditional multiprogramming in that there is hardware support for extremely fast contextswitch time e.g., IBM RS64-II/III [23,24] arid Sun MAJC). All of these techniques give software the opportunity to implement closely-coupled threads cheaply by exploiting fast on-chip cominunication, as opposed to a typical shared multi-processor architecture where communication between processors is comparatively expensive.…”
Section: Introductionmentioning
confidence: 99%