A Coherent Hybrid Precoding for homogenize Millimeter-wave Multiple- in Multiple- out Systems for 5G Communication

Devi, Bylapudi Rama; Babburu, Kiranmai; Gurucharan, K.; Kiran, S. S.; Srujana, P

doi:10.1109/iccmc51019.2021.9418011

2021 5th International Conference on Computing Methodologies and Communication (ICCMC) 2021

DOI: 10.1109/iccmc51019.2021.9418011

|View full text |Cite

A Coherent Hybrid Precoding for homogenize Millimeter-wave Multiple- in Multiple- out Systems for 5G Communication

Bylapudi Rama Devi¹,

Kiranmai Babburu²,

K. Gurucharan³

et al.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2022

Publication Types

Select...

Article1

Relationship

Self Cite1

Independent0

Authors

Journals

Cited by 1 publication

References 6 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

VLSI Implementation of Integrated Massive MIMO Systems (IMMS) for N-point FFT/IFFT Processor

Babburu¹,

Kiran²,

Vadda

et al. 2022

IJEER

Self Cite

View full text Add to dashboard Cite

The 5G technologies and OFDM introduce a substantial element of latency in the baseband Massive MIMO system. To declaim the low delay demand of multiple input and multiple outputs, a Fast Fourier Transform (FFT) and also consequent implementation was proposed. The main idea of this proposed system is to utilize the VLSI chip routing technology and reduce computations, processing time, and low latency. This proposed system is to reduce the number of computational complexities in the downlink and reorder the uplink. In OFDM implementation, the chip area of FFTs and IFFTs is occupied by memories, and these memories can be extracted using registers or RAM. An efficient data programming approach for memories and butterflies has been developed using embedded VLSI technology with multiple inputs and outputs (MIMO), known as mass embedded MIMO systems. Using this proposed scheme (Integrated Massive MIMO), N point FFT/IFFT processor design achieves a better throughput and lowest latency than for single-input pipelined FFT or IFFT architectures. In an N-point FFT/IFFT, the introduced scheme using VLSI Technology leads to more reduction in the latency. This N-point FFT/IFFT implementation is named “Integrated Massive MIMO Systems” (IMMS).

show abstract

VLSI Implementation of Integrated Massive MIMO Systems (IMMS) for N-point FFT/IFFT Processor

Babburu¹,

Kiran²,

Vadda

et al. 2022

IJEER

Self Cite

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

A Coherent Hybrid Precoding for homogenize Millimeter-wave Multiple- in Multiple- out Systems for 5G Communication

Cited by 1 publication

References 6 publications

VLSI Implementation of Integrated Massive MIMO Systems (IMMS) for N-point FFT/IFFT Processor

VLSI Implementation of Integrated Massive MIMO Systems (IMMS) for N-point FFT/IFFT Processor

Contact Info

Product

Resources

About