A clock jitter insensitive multibit DAC architecture for high-performance low-power continuous-time ΣΔ modulators

Gerfers, Friedel; Ortmanns, Maurits; Schmitz, P.; Manoli, Yiannos; Soh, Kian Min

doi:10.1109/icecs.2003.1301667

Search citation statements

Order By: Relevance

Paper Sections

Select...

Reduction Of Clock Jitter Influence Using Shaped Feedback Wa1

Citation Types

Supporting

Mentioning

Contrasting

Publication Types

Select...

Book1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

(1 citation statement)

References 8 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Nonetheless, it took several years then to see promising techniques in the literature: the first technique was published in [136] and extensively reviewed in [31,33,[199][200][201], while it was previously patented in [202]. Here, an exponentially decaying feedback pulse is realized with a switched-capacitor-resistor (SCR) arrangement, which intends to imitate the sloping feedback pulse-form of switched-capacitor implemented, DT modulators in the feedback path of continuous-time architectures.…”

Section: Reduction Of Clock Jitter Influence Using Shaped Feedback Wamentioning

confidence: 99%

Continuous-Time Sigma-Delta A/D Conversion

2006

Springer Series in Advanced Microelectronics

View full text Add to dashboard Cite

The Springer Series in Advanced Microelectronics provides systematic information on all the topics relevant for the design, processing, and manufacturing of microelectronic devices. The books, each prepared by leading researchers or engineers in their f ields, cover the basic and advanced aspects of topics such as wafer processing, materials, device design, device technologies, circuit design, VLSI implementation, and subsystem technology. The series forms a bridge between physics and engineering and the volumes will appeal to practicing engineers as well as research scientists. Microcontrollers in PracticeBy I. Susnea and M. Mitescu 19 Gettering Defects in Semiconductors

show abstract

Section: Reduction Of Clock Jitter Influence Using Shaped Feedback Wamentioning

confidence: 99%

Continuous-Time Sigma-Delta A/D Conversion

2006

Springer Series in Advanced Microelectronics

View full text Add to dashboard Cite

show abstract

A clock jitter insensitive multibit DAC architecture for high-performance low-power continuous-time ΣΔ modulators

Cited by 1 publication

References 8 publications

Continuous-Time Sigma-Delta A/D Conversion

Continuous-Time Sigma-Delta A/D Conversion

Contact Info

Product

Resources

About