Proceedings of the 2017 2nd International Conference on Communication and Information Systems 2017
DOI: 10.1145/3158233.3159315
|View full text |Cite
|
Sign up to set email alerts
|

A Charge Pump PLL with Fast-locking Strategies Embedded in FPGA in 65nm CMOS Technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2024
2024
2024
2024

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
references
References 11 publications
0
0
0
Order By: Relevance