A 9.2–12.7 GHz Wideband Fractional-N Subsampling PLL in 28 nm CMOS With 280 fs RMS Jitter

Raczkowski, Kuba; Markulic, Nereo; Hershberg, Benjamin; Craninckx, Jan

doi:10.1109/jssc.2015.2403373

Cited by 91 publications

(39 citation statements)

References 15 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…After system start-up, the frequency shift settling time is of 3.65 μs for the selected frequency jump. The performance of the proposed architecture is summarised in table I and is compared with other wide frequency range synthesizers previously presented in the literature (for instance, [5], [6], [7] and [9]). The architecture presented in this work provides the widest continuous frequency band with a single SSB mixer and only one VCO, while achieving good phase noise performance.…”

Section: Simulation Resultsmentioning

confidence: 99%

“…Moreover, the frequency synthesizer presented in [4] ensures a continuous frequency band between 1.8 GHz and 6 GHz by using wide tuning range VCO and one SSB mixer. Other proposed systems use a single VCO with switching capacitor bank [5], [6]. This idea allows the extension of the frequency band while keeping low VCO gain.…”

Section: Introductionmentioning

confidence: 99%

“…This idea allows the extension of the frequency band while keeping low VCO gain. The synthesizer presented in [5] is able to generate the frequency band 9.2 GHz−12.7 GHz whereas the architecture shown in [6] provides a wide continuous frequency band between 50 MHz and 6 GHz.…”

Section: Introductionmentioning

confidence: 99%

“…The synthesizer consists of a single wide tuning range VCO controlled with a switching capacitor bank that is included within a phase-locked loop (PLL) and one SSB mixer. Recently, CMOS technology [2], [5] has enabled high degree of integration with good energy efficiency that has enhanced hardware performance. Therefore, 0.13 μm CMOS technology will be leveraged in this work.…”

Section: Introductionmentioning

confidence: 99%

See 3 more Smart Citations

Very Wide Range Frequency Synthesizer Architecture for Avionic SDR Applications

Ismaili

Ajib

Gagnon

et al. 2015

2015 IEEE International Conference on Ubiquitous Wireless Broadband (ICUWB)

View full text Add to dashboard Cite

Abstract-This paper presents a very wide range frequency synthesizer architecture appropriate to avionic software defined radio (SDR) applications. The synthesizer generates a continuous carrier frequencies range between 187 MHz and 12 GHz that covers most of avionic communication applications. The covered range is distributed into twenty sub-bands by using a voltage controlled oscillator (VCO). The considered VCO is able to achieve a tuning range from 10 GHz to 12 GHz (18.2%) and from 7 GHz to 8.5 GHz (19.35%). It includes a capacitor bank, varactors, and switched inductors and is designed in 0.13 µm CMOS technology. Using the advanced design system (ADS) simulation tool and SpectreRF simulator, the proposed VCO exhibits a phase noise of -125 dBc/Hz at 12 GHz and at a 10 MHz offset frequency with a power consumption of 4.1 mW. At 10 GHz, the simulated synthesizer phase noise is of -102 dBc/Hz at a 1 MHz frequency offset. In addition, the loop bandwidth of the phase locked loop (PLL) is 1.1 MHz whereas the settling time is 3.64 µs.

show abstract

Section: Simulation Resultsmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

Very Wide Range Frequency Synthesizer Architecture for Avionic SDR Applications

Ismaili

Ajib

Gagnon

et al. 2015

2015 IEEE International Conference on Ubiquitous Wireless Broadband (ICUWB)

View full text Add to dashboard Cite

show abstract

“…However, due to this parasitic capacitance, the time difference of region "5" in Figure 2 is smaller than 8T_u. To compensate it in the layout, we can adjust the loading capacitors according to the post-layout simulations, in order to avoid employing the look up table to calibrate the INL [7]. That rough compensation can be done based on this special application.…”

Section: B Extended Tdc Partmentioning

confidence: 99%