2016
DOI: 10.1109/tmtt.2016.2523511
|View full text |Cite
|
Sign up to set email alerts
|

A 79-GHz Adaptive-Gain and Low-Noise UWB Radar Receiver Front-End in 65-nm CMOS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

2
15
0

Year Published

2017
2017
2020
2020

Publication Types

Select...
5
1

Relationship

1
5

Authors

Journals

citations
Cited by 21 publications
(17 citation statements)
references
References 19 publications
2
15
0
Order By: Relevance
“…The receive path consists of a low noise amplifier with adaptive gain control above 20 dB, g m ‐boosted sub‐harmonic mixers, variable gain amplifiers, a Wilkinson divider, and a broadside 45° coupler. The receiver has a maximum conversion gain of 52 dB and a noise figure of ∼13 dB in the range of 0.01–3.75 GHz at each I / Q path in the simulation; these are similar to the results described by Jang et al…”
Section: System and Circuit Designsupporting
confidence: 86%
See 1 more Smart Citation
“…The receive path consists of a low noise amplifier with adaptive gain control above 20 dB, g m ‐boosted sub‐harmonic mixers, variable gain amplifiers, a Wilkinson divider, and a broadside 45° coupler. The receiver has a maximum conversion gain of 52 dB and a noise figure of ∼13 dB in the range of 0.01–3.75 GHz at each I / Q path in the simulation; these are similar to the results described by Jang et al…”
Section: System and Circuit Designsupporting
confidence: 86%
“…The receive path consists of a low noise amplifier with adaptive gain control above 20 dB, g m -boosted sub-harmonic mixers, variable gain amplifiers, a Wilkinson divider, and a broadside 458 coupler. The receiver has a maximum conversion gain of 52 dB and a noise figure of $13 dB in the range of 0.01-3.75 GHz at each I/Q path in the simulation; these are similar to the results described by Jang et al 6 Figure 1B shows the radar transceiver chip realized with a 65-nm RF CMOS process. It has an area of 2.4 mm 2 , including bonding pads, and consumes 368 mW with supply voltages of 1.2, 1.5, and 2 V for individual block testing, as shown in Figure 2.…”
Section: S Y S T E M a N D C I R C U I T De S I G Nsupporting
confidence: 82%
“…For the better performance of radar receiver, LNA should have a noise figure of less than 5dB [4]. The simulation result of noise figure of the proposed LNA has attained 0.9dB, as illustrated in Fig.…”
Section: B S-parametersmentioning
confidence: 94%
“…A Two Stage DifferentialCascode LNA with an ADB circuit in the second stage is suitable for automotiveradar applications in 77-80 GHz range [4]. The CMOS circuit used in radars gets saturated when input power is high and leads to incorrect range of the object to be detected.…”
Section: Proposed Low Noise Amplifier With Adaptive Biasingmentioning
confidence: 99%
See 1 more Smart Citation