“…The receive path consists of a low noise amplifier with adaptive gain control above 20 dB, g m -boosted sub-harmonic mixers, variable gain amplifiers, a Wilkinson divider, and a broadside 458 coupler. The receiver has a maximum conversion gain of 52 dB and a noise figure of $13 dB in the range of 0.01-3.75 GHz at each I/Q path in the simulation; these are similar to the results described by Jang et al 6 Figure 1B shows the radar transceiver chip realized with a 65-nm RF CMOS process. It has an area of 2.4 mm 2 , including bonding pads, and consumes 368 mW with supply voltages of 1.2, 1.5, and 2 V for individual block testing, as shown in Figure 2.…”