A 7.5 ps single-shot precision integrated time counter with segmented delay line

Abstract

This paper describes the design and test results of time interval counter featuring the single-shot precision of 7.5 ps root mean square (rms) and measurement range of 1 ms. These parameters have been achieved by combining direct counting method with a two-stage interpolation within a single clock period. Both stages of interpolation are based on the use of tapped delay lines stabilized by delay locked loop mechanism. In the first stage, a coarse resolution is obtained with the aid of high frequency multiphase clock, while in the second stage a sub-gate delay resolution is achieved with the use of differential delay line. To reduce the nonlinearities of conversion and to improve the precision of measurement, a novel segmented delay line is proposed. An important feature of this segmented delay line is partial overlapping of measurement range and resulting enhancement of both resolution and precision of time interval counter. The maximum integral nonlinearity error of the fine-stage interpolators does not exceed 16 ps and 14 ps in START and STOP interpolators, respectively. These errors have been identified by statistical calibration procedure and corrected to achieve single-shot precision better than 7.5 ps (rms). The time counter is integrated in a single ASIC (Application Specific Integrated Circuit) chip using a standard cost-effective 0.35 μm CMOS (Complementary Metal Oxide Semiconductor) process.

Low-jitter wide-range integrated time interval/delay generator based on combination of period counting and capacitor charging

“…Process of synchronization is performed by double synchronizer. [7][8][9] Such synchronizer is distinguished by relatively long resolving time equaled approximately to the clock period (2.5 ns), which reduces the probability of occurrence of the metastability effect to a negligible level. [7][8][9] The double synchronization of the TRIG signal causes that the duration of the first-time charging is actually equal to…”

A New Approach for Accuracy Improvement of Pulsed Lidar Remote Sensing Data

“…In addition, the proposed method increases the accuracy by at least 20% compared with other methods (Table 3). Palojarvi (1999) 3.5 Nissinen (2009) 30 Klepacki (2014) 7.5 Our method 2.8 Table 3. Comparison of experimental accuracy with others…”

“…The error after compensation is reduced to ±30 ps. Klepacki (2014) achieved the single-shot precision of 7.5 ps by combining direct counting with two-stage interpolation in a single clock.…”

A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performance

“…There are two main issues with conventional CMOS delay lines. The first issue is the jitter performance which is in the range of several picoseconds (Klepacki et al 2014 ; Xanthopoulos 2009 ). Although the jitter performance is not as fine as that of optical-based delay lines, extensive work to produce sub-picosecond jitter performance CMOS delay lines is actively undertaken by many parties due to the fact that IC-based delay lines are robust in terms of system integration and cost reduction when compared to their optical counterpart.…”