A 7.1-fJ/Conversion-Step 88-dB SFDR SAR ADC With Energy-Free “Swap To Reset”

Abstract

published version features the final layout of the paper including the volume, issue and page numbers. Link to publication General rightsCopyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.• Users may download and print one copy of any publication from the public portal for the purpose of private study or research. • You may not further distribute the material or use it for any profit-making activity or commercial gain • You may freely distribute the URL identifying the publication in the public portal.If the publication is distributed under the terms of Article 25fa of the Dutch Copyright Act, indicated by the "Taverne" license above, please follow below link for the End User

A 1.2-V Dynamic Bias Latch-Type Comparator in 65-nm CMOS With 0.4-mV Input Noise

“…In SAR applications, this commonmode sensitivity does not have to be a problem as for most of the energy efficient DAC switching algorithms e.g. Split Monotonic switching [16], Swap to rest scheme [17], Merge and Split Switching [18], the common mode voltage is kept constant during a SAR conversion. This also prevents any signal-dependent common mode shift at the comparator inputs.…”

Energy‐efficient capacitor‐swapping reset scheme with MSB‐split DAC for SAR ADCs

“…In capacitive DAC (CDAC)-based SAR ADCs, the switching energy consumed by CDAC is considerable during a SAR conversion cycle. Recently, various techniques have been developed to reduce the switching energy of CDAC arrays [1][2][3][4][5][6][7][8]. Compared with the conventional scheme, the V cm -based scheme [2], the switchback scheme [3] and Zhu [4] achieve a switching energy reduction of 87.5, 90.6 and 98.8%, respectively.…”

“…Taking the switching energy and the reset energy into consideration to evaluate a switching scheme is more reasonable, as sometimes the reset energy is much higher than the switching energy [3][4][5]. To reduce the reset energy, a two-step reset method [6] and a swap-to-reset method [7] are developed. However, schemes in [6,7] only reduce the reset energy to some extent and complicate the control logic simultaneously.…”

“…To reduce the reset energy, a two-step reset method [6] and a swap-to-reset method [7] are developed. However, schemes in [6,7] only reduce the reset energy to some extent and complicate the control logic simultaneously. In this Letter, an energy-efficient scheme is proposed for SAR ADC.…”

“…Thus, significant energy saving is achieved compared with the schemes in [3][4][5]. Besides, the implementation of the CSR scheme only needs to change connections of the four sub-arrays, resulting in less complexity of the control logic compared with the two-step reset method in [6] and swap-to-reset scheme in [7]. Comparison of existing switching schemes: The behavioural simulations for a 10-bit SAR ADC were performed in MATLAB to compare the proposed scheme with other existing ones.…”