A 6.8GHz low-power and low-phase-noise phase-locked loop design

The design of the low power fully integrated frequency synthesizer for IEEE 802.15.4a standard is presented. This work focuses on the VCO and the programmable frequency divider designs; which are the tuning range, power consumption and the speed limitation blocks of the frequency synthesizer. A novel low power, wideband, load-independent VCO architecture is introduced. The key feature of the VCO is the LC tank which is isolated from external parasitic load. Further, a low power programmable frequency divider based on the triple modulus prescalers is proposed. The triple modulus prescaler realizes three modes (N/N±1) via the phase switching between the output signals of the master/slave ECL divide-by-two stage. The novel N-1 mode is achieved by modifying the phase selector control logic. In addition, the 50% duty cycle baseband clock is derived from the divider chain. The frequency of the baseband clock is equal to 499.2 MHz, regardless of the chosen channel. The measured power dissipation of the proposed frequency synthesizer is equal to 37.7 mW from the supply voltage of 2.6 V. The measured phase noise is better than -85 dBc/MHz at 1 MHz offset frequency and reference spurs is not higher than -61.8 dBc within whole available channels.Index Terms -Silicon bipolar/BiCMOS technology, frequency synthesizer, prescaler, load-independent VCO.

show abstract

A low power 6.2–8.3 GHz frequency synthesizer in SiGe BiCMOS for IEEE802.15.4a standard

Martynenko

Fischer

Klymenko

2012

2012 International Symposium on Signals, Systems, and Electronics (ISSSE)

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

hi@scite.ai

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

A 6.8GHz low-power and low-phase-noise phase-locked loop design

Cited by 1 publication

References 22 publications

A low power 6.2–8.3 GHz frequency synthesizer in SiGe BiCMOS for IEEE802.15.4a standard

A low power 6.2–8.3 GHz frequency synthesizer in SiGe BiCMOS for IEEE802.15.4a standard

Contact Info

Product

Resources

About

A 6.8GHz low-power and low-phase-noise phase-locked loop design

Cited by 1 publication

References 22 publications

A low power 6.2&#x2013;8.3 GHz frequency synthesizer in SiGe BiCMOS for IEEE802.15.4a standard

A low power 6.2&#x2013;8.3 GHz frequency synthesizer in SiGe BiCMOS for IEEE802.15.4a standard

Contact Info

Product

Resources

About

A low power 6.2–8.3 GHz frequency synthesizer in SiGe BiCMOS for IEEE802.15.4a standard

A low power 6.2–8.3 GHz frequency synthesizer in SiGe BiCMOS for IEEE802.15.4a standard