A 5 V-only 0.6 mu m flash EEPROM with row decoder scheme in triple-well structure

Kuriyama, M.; Atsumi, S.; Umezawa, Akira; Banba, H.; Imamiya, K.; Naruke, K.; Yamada, Shigeru; Obi, E.; Oshikiri, M.; Suzuki, Toshihiro; Wada, M.; Tanaka, S.

doi:10.1109/isscc.1992.200457

Cited by 5 publications

(8 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Charge-pump (CP) circuits are used to multiply the supply voltage (V dd ) to generate a high-voltage DC output. These circuits have a wide range of applications including liquid-crystal display (LCD) drivers, micro electro-mechanical systems (MEMS), power-supply generation, and the programming of nonvolatile memory ( [1][2][3][4]). Since charge pumps use switched-capacitor techniques to generate elevated voltages, the output of the charge pumps typically have significant ripple.…”

Section: Introductionmentioning

confidence: 99%

A Regulated Charge Pump with Extremely Low Output Ripple

Navidi

Graham

2019

Electronics

View full text Add to dashboard Cite

In this paper, we present a regulated charge pump with extremely low output ripple (<1 mV) that can be used for accurate programming of nonvolatile memory. We present a technique to include a low-drop-out regulator inside the charge-pump regulation loop to reduce the ripple. This charge pump was fabricated in a 0.35 μ m standard CMOS process. The die area of this charge pump is 0.163 mm 2 . While operating from a 2.5 V supply, this charge pump generates regulated voltages up to 10 V.

show abstract

Section: Introductionmentioning

confidence: 99%

A Regulated Charge Pump with Extremely Low Output Ripple

Navidi

Graham

2019

Electronics

View full text Add to dashboard Cite

show abstract

“…Charge pump circuits are usually applied to the nonvolatile memories, such as EEPROM or flash memories, to write or to erase the floating-gate devices [1]- [4]. In addition, charge pump circuits had been used in some low-voltage designs to improve the circuit performance [5], [6].…”

Section: Introductionmentioning

confidence: 99%

“…Thus, the output voltage of the charge pump circuit can be pumped high. The voltage fluctuation of each pumping node can be expressed as (1) where is the voltage amplitude of the clock signals, is the pumping capacitance, is the parasitic capacitance at each pumping node, is output current, and is the clock frequency. If and are small enough and is large enough, and can be ignored from (1).…”

Section: Introductionmentioning

confidence: 99%

“…The voltage fluctuation of each pumping node can be expressed as (1) where is the voltage amplitude of the clock signals, is the pumping capacitance, is the parasitic capacitance at each pumping node, is output current, and is the clock frequency. If and are small enough and is large enough, and can be ignored from (1). Because is usually with the same voltage level as the normal power supply voltage (VDD), the voltage fluctuation of each pumping node can be simply expressed as VDD (2) Hence, the output voltage of the four-stage charge pump circuit with diodes can be expressed as VDD (3) where is the cut-in voltage of the pn-junction diode.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Design of Charge Pump Circuit With Consideration of Gate-Oxide Reliability in Low-Voltage CMOS Processes

Ker

Chen

Tsai

2006

IEEE J. Solid-State Circuits

181

View full text Add to dashboard Cite

Abstract-A new charge pump circuit with consideration of gateoxide reliability is designed with two pumping branches in this paper. The charge transfer switches in the new proposed circuit can be completely turned on and turned off, so its pumping efficiency is higher than that of the traditional designs. Moreover, the maximum gate-source and gate-drain voltages of all devices in the proposed charge pump circuit do not exceed the normal oper-

show abstract

“…Most all-pFET CTS circuits are based upon the circuit shown in Fig. 8.5(b) [175]. The CTS is shown within the dashed line and consists of 1) M sw , the switch that transfers charge between neighboring stages; 2) M bt , a "boosting" switch that enforces the correct dc operating point onto the otherwise capacitively-coupled gate of M sw ; and 3) C bt , a capacitor that ac-couples the on/off clock (φ 1b ) up to the higher local voltage of the CTS.…”

Section: The Charge Pump Stagesmentioning

confidence: 99%

Low-Power and Programmable Analog Circuitry for Wireless Sensors

Rumberg¹

View full text Add to dashboard Cite

Embedding networks of secure, wirelessly-connected sensors and actuators will help us to conscientiously manage our local and extended environments. One major challenge for this vision is to create networks of wireless sensor devices that provide maximal knowledge of their environment while using only the energy that is available within that environment. In this work, it is argued that the energy constraints in wireless sensor design are best addressed by incorporating analog signal processors. The low power-consumption of an analog signal processor allows persistent monitoring of multiple sensors while the device's analog-to-digital converter, microcontroller, and transceiver are all in sleep mode. This dissertation describes the development of analog signal processing integrated circuits for wireless sensor networks. Specific technology problems that are addressed include reconfigurable processing architectures for low-power sensing applications, as well as the development of reprogrammable biasing for analog circuits. iii Dedication To faculty and peers who have been so helpful, To family who won't try to read beyond this pageand more so to those who will, And to anyone who may benefit from this work. Contents Dedication iii List of Figures ix List of Tables xii Symbols and Acronyms xiii 12 Conclusions and Future Work 160 References 162 A Background on Sub-Threshold Analog Circuits 181 A.

show abstract

A 5 V-only 0.6 mu m flash EEPROM with row decoder scheme in triple-well structure

Cited by 5 publications

References 4 publications

A Regulated Charge Pump with Extremely Low Output Ripple

A Regulated Charge Pump with Extremely Low Output Ripple

Design of Charge Pump Circuit With Consideration of Gate-Oxide Reliability in Low-Voltage CMOS Processes

Low-Power and Programmable Analog Circuitry for Wireless Sensors

Contact Info

Product

Resources

About