The platform will undergo maintenance on Sep 14 at about 7:45 AM EST and will be unavailable for approximately 2 hours.
2014 IEEE 6th International Memory Workshop (IMW) 2014
DOI: 10.1109/imw.2014.6849369
|View full text |Cite
|
Sign up to set email alerts
|

A 45-nm logic compatible 4Mb-split-gate embedded flash with 1M-cycling-endurance

Abstract: For the first time, 4Mb split-gate type embedded flash is developed in 45-nm technology with 1M cycling endurance for mass production of various applications. Process integration is designed for logic compatibility, minimizing shift of logic device characteristics so that existing IPs can be used. By process optimization of triplegate flash architecture, high speed operation (write time of 25us and erase operation of less than 2ms) and robust reliability (1M cycle, 150 retention) are achieved.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2015
2015
2022
2022

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 6 publications
references
References 6 publications
(6 reference statements)
0
0
0
Order By: Relevance