A 42 mW 200 fs-Jitter 60 GHz Sub-Sampling PLL in 40 nm CMOS

Abstract

A 60 GHz sub-sampling PLL implemented in 40 nm CMOS is presented in this paper. The sub-sampling phase detector (SSPD) runs at 30 GHz after an inductively-peaked static divideby-two. Thanks to the lower frequency of operation, the effect of non-zero sampling aperture of the switch is minimized. A dummy divider of the quadrature PLL is utilized for the sub-sampling loop to avoid extra loading in the 60 GHz path. A 53.8-63.3 GHz QVCO uses super-harmonic coupling at 120 GHz for relaxed headroom at a 0.9 V supply and achieves a free-running phase noise down to 94.5 dBc/Hz at 1 MHz offset. The millimeter-wave sub-sampling PLL achieves an RMS jitter, integrated from 1 kHz to 100 MHz, of 200 fs at a power consumption of 42 mW, compared to 210 fs for the PFD/CP PLL at 75 mW. Reference spurs in both modes are below 40 dBc. Index Terms-CMOS, frequency synthesizer, millimeter-wave, oscillators, PLL, quadrature voltage-controlled oscillator(QVCO). 0018-9200

A 60 GHz Frequency Generator Based on a 20 GHz Oscillator and an Implicit Multiplier

“…The PN is the best, and advances state-of-the-art by 4.3 dB at 1 MHz offset. Since the output of the first amplifier stage could not be directly probed in this chip, two sets of FoM and FoM T are included: 1) with the power consumption of the first amplifier stage at V DD = 1.0 V and 2) with the total power consumption of the three amplifier stages at V DD = 0.7 V. Compared to state-of-the-art designs which also include 60 GHz frequency dividers/multipliers [6], [11], [24], [42], [44], our achieved FoM and FoM T are, respectively, >3 and >5 dB better.…”

A low phase noise V‐band 40 NM CMOS phase locked loop for wireless communication

“…Performance comparisons with the art‐of‐state are summarized in Table . The proposed PLL achieves a competitive in‐band phase noise performance and the corresponding figure‐of‐merit (FOM at 1MHz offset) is −170.7 dB.…”

A Low-Noise Fractional-<inline-formula> <tex-math notation="LaTeX">${N}$ </tex-math> </inline-formula> Digital Frequency Synthesizer With Implicit Frequency Tripling for mm-Wave Applications

“…2) Indirect Upconversion: The upconverted 1/ f noise current around H2 (through second-and third-order nonlinearities) is CM (5) where G 23 = a 3 A 2 /2 and G 22 = 2a 2 A 2 . This current flows into the CM impedance (annotated as Z 2 ) that connects the drain with source of cross-coupling transistors via the path from the LC tank through VDD-VSS supply rails to M T , and induces a voltage swing at H2…”

“…Several approaches have been reported to improve the integrated PN (IPN) or rms jitter of mmW PLLs. In [5] and [6], a sub-sampling technique was applied to a 60-GHz integer-N analog PLL. Wide loop bandwidth (BW) of >1 MHz was used to suppress the voltage controlled oscillator (VCO) PN and achieve good IPN.…”