A 312-MHz 16-Mb random-cycle embedded DRAM macro with a power-down data retention mode for mobile applications

Morishita, Fukashi; Hayashi, Isamu; Matsuoka, Hiroaki; Takahashi, Kunimasa; Shigeta, Kazuki; Gyohten, T.; Niiro, M.; Noda, Haruhiko; Okamoto, Masato; Hachisuka, A.; Amo, A.; Shinkawata, Hiroki; Kasaoka, T.; Dosaka, K.; Arimoto, Kazutami; Fujishima, K.; Anami, Keiko; Yoshihara, Tsutomu

doi:10.1109/jssc.2004.837986

Cited by 10 publications

(1 citation statement)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…We assume that power-gating of eDRAM is achieved by a suitable circuit-level technique, as proposed by several authors [10,12,16,32]. For each module, we use A − Amin control bits which control turning-off or turning-on of the ways in that module.…”

Section: Implementation and Overhead Assessmentmentioning

confidence: 99%

Improving energy efficiency of embedded DRAM caches for high-end computing systems

Mittal

Vetter

Liu

2014

Proceedings of the 23rd International Symposium on High-Performance Parallel and Distributed Computing

View full text Add to dashboard Cite

The number of cores in a single chip in the nodes of highend computing systems is on rise, due, in part, to a number of constraints, such as power consumption. With this, the size of the last level cache (LLC) has also increased significantly. Since LLCs built with SRAM consume high leakage power, power consumption of LLCs is becoming a significant fraction of processor power consumption. To address this issue, researchers have used embedded DRAM (eDRAM) LLCs which consume low leakage power. However, eDRAM caches consume a significant amount of energy in the form of refresh energy. In this paper, we propose ESTEEM, an energy saving technique for embedded DRAM caches. ES-TEEM uses dynamic cache reconfiguration to turn off a portion of the cache to save both leakage and refresh energy. It logically divides the cache sets into multiple modules and turns off possibly different number of ways in each module. Microarchitectural simulations confirm that ESTEEM is effective in improving performance and energy efficiency and provides better results compared to a recently-proposed eDRAM cache energy saving technique, namely Refrint. For single and dual-core simulations, the average energy saving in memory subsystem (LLC+main memory) with ESTEEM is 25.8% and 32.6% respectively, and the average weighted speedup is 1.09× and 1.22× respectively. Additional experiments confirm that ESTEEM works well for a wide-range of system and algorithm parameters.

show abstract

Section: Implementation and Overhead Assessmentmentioning

confidence: 99%