2008 15th IEEE International Conference on Electronics, Circuits and Systems 2008
DOI: 10.1109/icecs.2008.4674955
|View full text |Cite
|
Sign up to set email alerts
|

A 2GHz 65nm CMOS digitally-tuned BAW oscillator

Abstract: Abstract-The design of a 2GHz reference frequency oscillator in a 65nm CMOS process using a Bulk Acoustic Wave resonator is presented. The oscillator implements digital frequency control using a switched capacitor bank in parallel to the resonator. The tuning range is up to 4MHz with a minimum step of 1.6kHz. The oscillator core is designed to reach low phase noise (-128dBc/Hz at 100kHz offset) at low power consumption (0.9mW) using a differential topology. It is followed by a low noise divider for output at 5… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 6 publications
(3 reference statements)
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?