2022
DOI: 10.1109/jssc.2021.3123693
|View full text |Cite
|
Sign up to set email alerts
|

A 24 GHz Self-Calibrated All-Digital FMCW Synthesizer With 0.01% RMS Frequency Error Under 3.2 GHz Chirp Bandwidth and 320 MHz/µs Chirp Slope

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
3
0

Year Published

2023
2023
2024
2024

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(3 citation statements)
references
References 33 publications
0
3
0
Order By: Relevance
“…From derivations in (8) and (23) we observe that SNR deteriorates as the primary signal amplitude increases (Fig. 4).…”
Section: Appendix Multi-threshold Quantizer Analysismentioning
confidence: 88%
“…From derivations in (8) and (23) we observe that SNR deteriorates as the primary signal amplitude increases (Fig. 4).…”
Section: Appendix Multi-threshold Quantizer Analysismentioning
confidence: 88%
“…The most common approach to generate the chirp signal is through digital or analog fractional-N PLLs. Although digital PLLs [14][15][16][17][18][19][20][21][22] promise greater flexibility and area efficiency, performance limitations due to the TDC and DCO requires complicated back-end calibration, resulting in significant power and area penalty. Analog fractional-N PLLs [23][24][25][26][27][28] provide better phase noise and chirp linearity.…”
Section: Introductionmentioning
confidence: 99%
“…modulation and demodulation both occurring in the analog frontend alleviates the need for complex digitization. However, frequency modulation places challenging requirements for the chirp bandwidth and linearity [8]- [10]. On the other hand, PM relies on binary phase modulation in the digital backend which is a fundamentally linear approach.…”
mentioning
confidence: 99%