2006
DOI: 10.1109/jssc.2006.882887
|View full text |Cite
|
Sign up to set email alerts
|

A 231-MHz, 2.18-mW 32-bit Logarithmic Arithmetic Unit for Fixed-Point 3-D Graphics System

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

1
63
0

Year Published

2010
2010
2021
2021

Publication Types

Select...
3
3

Relationship

0
6

Authors

Journals

citations
Cited by 89 publications
(71 citation statements)
references
References 14 publications
1
63
0
Order By: Relevance
“…Kim et al [6] implemented an energy-efficient 32-bit fixed-point logarithmic arithmetic unit suitable for GPUs in mobile devices. The 32-bit word consists of 6 whole bits and 26 fractional bits.…”
Section: Logarithmic Arithmetic Unitmentioning
confidence: 99%
See 4 more Smart Citations
“…Kim et al [6] implemented an energy-efficient 32-bit fixed-point logarithmic arithmetic unit suitable for GPUs in mobile devices. The 32-bit word consists of 6 whole bits and 26 fractional bits.…”
Section: Logarithmic Arithmetic Unitmentioning
confidence: 99%
“…The logarithmic converter of Kim et al [6] uses 8-way partitioning of the interval [0, 1] for piecewise linear approximation to improve upon the very simple linear method of Mitchell [9] and a somewhat more accurate, but still crude, method of Juang et al [5], introducing the relative errors of 5.9% and 2.9%, respectively. The 8 intervals are associated with the linear approximations…”
Section: Logarithmic Convertermentioning
confidence: 99%
See 3 more Smart Citations