A 220 GHz High-Efficiency Doubler Based on Function-Based Harmonic Impedance Optimization Method

Liu, Xiaoyu; Zhang, Yong; Wu, Chengkai; Wang, Haoran; Wang, Bo; Xu, Yuehang; Xiao, Fei; Zhou, Ji‐Xun; Jin, Zhi

doi:10.1007/s10762-022-00842-w

Cited by 3 publications

(1 citation statement)

References 35 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…However, regardless of how 3D-EM is segmented into units in these mentioned design methods, the nal simulation optimization still occurs within harmonic balance simulation software, thus the simulation speed is constrained by the speed of harmonic balance simulations. Recently, some efforts have been made to separate linear and nonlinear circuits [35,36] to increase simulation speed. However, these methods only separate the waveguide and circuit components, resulting in the inability to optimize the matching structures near the diode units within the linear circuit.…”

Section: Introductionmentioning

confidence: 99%

High Output Power 340GHz Frequency Doubler Design Based on Linear Optimization Method

Liu,

Zhou,

Meng

et al. 2024

Preprint

Self Cite

View full text Add to dashboard Cite

In this paper, a linear optimization method(LOM) for the design of terahertz circuits is presented, aimed at enhancing simulation efficacy and reducing the time of the circuit design workflow. This method enables the rapid determination of optimal embedding impedance for diodes across a specific bandwidth to achieve maximum efficiency through harmonic balance simulations. By optimizing the linear matching circuit with the optimal embedding impedance, the method effectively segregates the simulation of the linear segments from the nonlinear segments in the frequency multiplier circuit, substantially increasing the speed of simulations. The design of on-chip linear matching circuits adopts a modular circuit design strategy, incorporating fixed load resistors to simplify the matching challenge. Utilizing this approach, a 340GHz frequency doubler was developed and measured. The results demonstrate that, across a bandwidth of 330GHz to 342GHz, the efficiency of the doubler remains above 10%, with an input power ranging from 98mW to 141mW and an output power exceeding 13mW. Notably, at an input power of 141mW, a peak output power of 21.8mW was achieved at 334GHz, corresponding to an efficiency of 15.8%.

show abstract

Section: Introductionmentioning

confidence: 99%