A 2.6GHz ΔΣ Fractional-N Bang-Bang PLL with FIR-Embedded Injection-Locking Phase-Domain Low-Pass Filter

Feng, Liqun; Rhee, Woogeun; Wang, Zhihua

doi:10.1109/cicc57935.2023.10121264

2023 IEEE Custom Integrated Circuits Conference (CICC) 2023

DOI: 10.1109/cicc57935.2023.10121264

|View full text |Cite

A 2.6GHz ΔΣ Fractional-N Bang-Bang PLL with FIR-Embedded Injection-Locking Phase-Domain Low-Pass Filter

Liqun Feng

Woogeun Rhee

Zhihua Wang

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2024

Publication Types

Select...

Article2

Relationship

Self Cite0

Independent2

Authors

Journals

Cited by 2 publications

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

A DTC-Free Fractional-N BBPLL With FIR-Embedded Injection-Locked-Oscillator-Based Phase-Domain Lowpass Filter

Feng,

Rhee,

Wang

2024

IEEE J. Solid-State Circuits

View full text Add to dashboard Cite

A DTC-Free Fractional-N BBPLL With FIR-Embedded Injection-Locked-Oscillator-Based Phase-Domain Lowpass Filter

Feng,

Rhee,

Wang

2024

IEEE J. Solid-State Circuits

View full text Add to dashboard Cite

A Fractional-N Ring PLL Using Harmonic-Mixer-Based Dual-Feedback and Split-Feedback Frequency Division With Phase-Domain Filtering

Osada,

Xu,

Yang

et al. 2024

IEEE J. Solid-State Circuits

View full text Add to dashboard Cite

A phase-locked loop (PLL) employing a split-feedback divider and nested-PLL-based phase-domain low-pass filter (PDLPF) within the harmonic-mixer (HM)-based dual-feedback architecture is presented in this article. The proposed architecture not only overcomes the noise shaping frequency limitation seen in a conventional dual-feedback PLL, but also solves stability and noise overhead issues that were present in the prior art. Due to the wide loop bandwidth that can be achieved because of the effective quantization noise suppression by the proposed method, the fractional-N synthesizer is realized with low phase noise and jitter using only ring voltage-controlled oscillator (VCO), allowing an implementation that is low area and robust to magnetic coupling compared with ones using LC-VCOs. A proof of concept prototype is implemented in 65-nm CMOS technology that achieves a −229.4-dB jitter-power figure-of-merit (FoM) and −49-dBc worst-case fractional spurs with a 40-MHz reference.

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

hi@scite.ai

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

A 2.6GHz ΔΣ Fractional-N Bang-Bang PLL with FIR-Embedded Injection-Locking Phase-Domain Low-Pass Filter

Cited by 2 publications

References 5 publications

A DTC-Free Fractional-N BBPLL With FIR-Embedded Injection-Locked-Oscillator-Based Phase-Domain Lowpass Filter

A DTC-Free Fractional-N BBPLL With FIR-Embedded Injection-Locked-Oscillator-Based Phase-Domain Lowpass Filter

A Fractional-N Ring PLL Using Harmonic-Mixer-Based Dual-Feedback and Split-Feedback Frequency Division With Phase-Domain Filtering

Contact Info

Product

Resources

About