2002
DOI: 10.1109/4.974542
|View full text |Cite
|
Sign up to set email alerts
|

A 2.5-Mb/s GFSK 5.0-Mb/s 4-FSK automatically calibrated Σ-Δ frequency synthesizer

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
21
0

Year Published

2007
2007
2023
2023

Publication Types

Select...
4
4
1

Relationship

0
9

Authors

Journals

citations
Cited by 42 publications
(21 citation statements)
references
References 13 publications
0
21
0
Order By: Relevance
“…As shown in Fig.1, indirect modulation of a phaselocked loop allows for efficient constant envelope FSK modulation [1][2][3]. Here, there is no mixing operation, and only the VCO, the output amplifier, and the prescaler To extend the modulation bandwidth beyond the 200-300 kHz of the PLL, the divider values are pre-compensated with an inverse filter.…”
Section: Modulator Architecturementioning
confidence: 99%
“…As shown in Fig.1, indirect modulation of a phaselocked loop allows for efficient constant envelope FSK modulation [1][2][3]. Here, there is no mixing operation, and only the VCO, the output amplifier, and the prescaler To extend the modulation bandwidth beyond the 200-300 kHz of the PLL, the divider values are pre-compensated with an inverse filter.…”
Section: Modulator Architecturementioning
confidence: 99%
“…Based on Perrott's method, a wide bandwidth was adopted to enable quick settling [27], but in-band phase noise and spurs were large. Then some solutions were raised, such as an automatic calibration circuit which tuned the PLL response to compensate for process tolerance and temperature variation [16], or a phase noise canceling technology and a charge pump linearity technology in order to achieve both a high data rate and low phase noise, but the cost was too complex circuit and too large power consumption. Some work designed a twopoint sigma-delta modulation architecture to achieve a high data rate [18], but the inherent mismatch between the two modulation points depressed the modulation accuracy.…”
Section: Introductionmentioning
confidence: 99%
“…To overcome this problem and use a narrow-band PLL, several predistortion techniques have been proposed where the modulating signal is passed through a digital predistorter before being applied to the DSM. The digital predistortion circuit must compensate for the distortion caused by the transfer function of narrow-band PLL [4,7]. This requires a rigorous calibration technique in order to ensure that the compensation scheme closely follows the PLL transfer function [4].…”
Section: Introductionmentioning
confidence: 99%
“…The digital predistortion circuit must compensate for the distortion caused by the transfer function of narrow-band PLL [4,7]. This requires a rigorous calibration technique in order to ensure that the compensation scheme closely follows the PLL transfer function [4].…”
Section: Introductionmentioning
confidence: 99%