A 16-port FCC-compliant 10GBase-T transmitter and hybrid with 76dBc SFDR up to 400MHz scalable to 48 ports

Gerfers, Friedel; Farjad, Ramin; Brown, Michael; Tavakoli, Ahmad; Nguyen, David; Ng, Hiok-Tiaq; Shirani, Ramin

doi:10.1109/isscc.2012.6177069

Cited by 10 publications

(2 citation statements)

References 2 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…It uses a TX DAC, that is not optimized for linearity and does not necessarily meet the 60dB linearity limit required for echo cancellation. The DAC output signal is sent onto the cable using a buffer, and a copy is made using a scaled and matched DAC [4,5] or buffer [6]- [8] and scaled replica impedance. When these signals are subtracted, both the DAC output signal and its distortion are canceled before they reach the RX input.…”

Section: The 10gbase-t Afementioning

confidence: 99%

“…It gradually decreases to 62dBc for a 350MHz two-tone signal. Also, this figure shows the echo cancellation SFDR (EC SFDR), which is the SFDR at the input of the RX, relative to the TX output [6,8]. The EC SFDR is higher than the TX SFDR over the entire frequency range, as nonlinear components that are common to main and hybrid DAC cancel each other to some extent.…”

Section: The Main/hybrid Dac Combinationmentioning

confidence: 99%

See 1 more Smart Citation

Design considerations for low-power analog front ends in full-duplex 10GBASE-T transceivers

Westra¹,

Mulder²,

Yi³

et al. 2014

Proceedings of the IEEE 2014 Custom Integrated Circuits Conference

View full text Add to dashboard Cite

The speed of Ethernet over copper cables has steadily increased by a factor of 10,000 over the last four decades, from 1Mb/s in the earliest Ethernet implementations to 10Gb/s in recent systems. This paper describes the design considerations on all levels of the 10GBASE-T design hierarchy that form the basis for the implementation of highly power-efficient AFEs in full-duplex 10GBASE-T transceivers. It also shows how these considerations are implemented in a practical design. At frequencies up to 400MHz, the transceiver presented in this paper achieves >62dBc transmitter SFDR, >62dBc echo cancellation (EC) SFDR and >60dB receiver SFDR. Achieving a bit-error-rate (BER) better than 10 −15 , it dissipates less than 1.75W at full 10Gb/s traffic over a 100m cable, which is the lowest power for a 10GBASE-T AFE published to date.

show abstract