A 120 dB Dynamic Range 400 mW Class-D Speaker Driver With Fourth-Order PWM Modulator

Wang, Minsheng; Jiang, Xicheng; Song, Jungwoo; Brooks, Todd L.

doi:10.1109/jssc.2010.2047426

Cited by 34 publications

(14 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…10, the transfer function from the VCO phase noise to the phase noise at the Class-D output can be shown to be (8) where models the gain of the Class-D amplifier and phase detector. Since the loop gain of the design, , has a low-pass profile, the noise transfer function (NTF) of the VCO phase noise has a high-pass behavior, as shown in Fig.…”

Section: ) Loop Analysis: the Loop Shown Inmentioning

confidence: 99%

“…Modulators with Class-D amplifiers [1], [3]- [7], have the ability to achieve high efficiency, since the power-stage transistors in these designs are operated as switches. Even while including switch losses arising from on-resistance and parasitic capacitance, the achievable efficiency in Class-D implementations can be as high as nearly 90%, e.g., [4], [8] which are optimized for audio systems. This performance is significantly better than that achievable from linear power amplifiers such as class A, AB and B.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

A CMOS Class-D Line Driver Employing a Phase-Locked Loop Based PWM Generator

Song

Gharpurey

2014

IEEE J. Solid-State Circuits

View full text Add to dashboard Cite

A Class-D line driver that utilizes a phase-locked loop (PLL) for PWM generation is presented. The principle of operation and implementation details relating to loop stability, linearity and noise performance are analyzed. An implementation is presented in a 130 nm CMOS process. The amplifier can deliver 1.2 W into a 6.8 Ω load with a 4.8 V power supply. The architecture eliminates the requirements for a high-quality carrier generator and a high-speed voltage comparator that are often required in PWM implementations. It can achieve a THD of -65 dB, for a sinusoidal input with a frequency of 60 kHz, while employing a switching frequency that can be as high as 20 MHz. The peak efficiency is 83% for output power larger than 1 W for a switching frequency of 10 MHz. The die area is 2.25 mm 2 .

show abstract

Section: ) Loop Analysis: the Loop Shown Inmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

A CMOS Class-D Line Driver Employing a Phase-Locked Loop Based PWM Generator

Song

Gharpurey

2014

IEEE J. Solid-State Circuits

View full text Add to dashboard Cite

show abstract

“…In a digital hearing aid, a digital signal processor (DSP) performs the required hearing loss compensation with input from an analog-to-digital converter. The DAC and linear audio amplifier, however, can consume a significant amount of power; to address this problem, a class-D audio amplifier was recently employed to replace the DAC and audio amplifier [4]- [11]. 1(a) [3].…”

Section: Introductionmentioning

confidence: 99%

“…In a conventional class-D amplifier, the analog input signal is compared with a triangular wave carrier signal to generate a pulse-width modulated (PWM) signal driving a power switch [4]- [7]. If this type of conventional class-D amplifier is to be used in a digital hearing aid, a DAC must be placed between the hearing aid DSP and the class-D amplifier, increasing the power consumption.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

A Class-D Amplifier for a Digital Hearing Aid with 0.015% Total Harmonic Distortion Plus Noise

Lee¹

2013

ETRI J

View full text Add to dashboard Cite

A class‐D audio amplifier for a digital hearing aid is described. The class‐D amplifier operates with a pulsecode modulated (PCM) digital input and consists of an interpolation filter, a digital sigma‐delta modulator (SDM), and an analog SDM, along with an H‐bridge power switch. The noise of the power switch is suppressed by feeding it back to the input of the analog SDM. The interpolation filter removes the unwanted image tones of the PCM input, improving the linearity and power efficiency. The class‐D amplifier is implemented in a 0.13‐μm CMOS process. The maximum output power delivered to the receiver (speaker) is 1.19 mW. The measured total harmonic distortion plus noise is 0.015%, and the dynamic range is 86.0 dB. The class‐D amplifier consumes 304 μW from a 1.2‐V power supply.

show abstract