A 117 GHz Dual-Modulus Prescaler With Inductive Peaking for a Programmable Frequency Divider

Polzin, Lukas; Delden, Marcel van; Pohl, Nils; Aufinger, Klaus; Musch, Thomas

doi:10.1109/bcicts48439.2020.9392936

Cited by 7 publications

(7 citation statements)

References 13 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The main advantage is the small area occupied by this inductor. Contrary to a realization by transmission lines [13], the inductance cannot be adjusted after fabrication and the quality factor is lower. The latter can be compensated for by decreasing the value of the load resistor R L , to keep the voltage swing of the logic gates constant.…”

Section: B Circuit Designmentioning

confidence: 91%

See 1 more Smart Citation

A 142-GHz 4/5 Dual-Modulus Prescaler for Wideband and Low Noise Frequency Synthesizers in 130-nm SiGe:C BiCMOS

Polzin

Delden

Pohl

et al. 2023

IEEE Microw. Wireless Tech. Lett.

View full text Add to dashboard Cite

In this contribution, the simulation and measurement results of a 4/5 dual-modulus prescaler, operating from dc to 142 GHz with a power consumption of 144 mW, are presented. For a division ratio of 4, the maximum operation frequency of 166 GHz is even higher. The prescaler is the core of a fully programmable dual-modulus frequency divider, which is a crucial component of modern measurement systems. The effect of the physical lengths and the resulting internal delays on the prescaler's performance is analyzed. Furthermore, the voltage level of the fully differential emitter-coupled logic (ECL) is optimized in terms of phase noise and maximum operating frequency. The monolithic microwave integrated circuit (MMIC) is realized in a 130-nm SiGe:C BiCMOS technology with f T / f max = 470/650 GHz.

show abstract

Section: B Circuit Designmentioning

confidence: 91%

“…This leads to a collector current of I c ≈ I 0 = 2.5 mA in the latches and a power consumption of 144 mW drawn from a 3.3 V supply. It was demonstrated in [13] and [15], that an even higher current density can be advantageous to reach the maximum operation frequency of frequency dividers. Thus, the node V CS in Fig.…”

Section: Realizationmentioning

confidence: 99%

A 142-GHz 4/5 Dual-Modulus Prescaler for Wideband and Low Noise Frequency Synthesizers in 130-nm SiGe:C BiCMOS

Polzin

Delden

Pohl

et al. 2023

IEEE Microw. Wireless Tech. Lett.

View full text Add to dashboard Cite

show abstract

“…A static frequency divider architecture in emitter-coupled logic (ECL) is chosen for its reliability and robustness. Inductive shunt peaking is used in the first stage of this prescaler to improve the maximum operating frequency of this frequency divider circuit [62]. Capacitive coupling between the oscillator and frequency divider and asymmetric biasing of the first divider stage is used to prevent oscillation of the divider.…”

Section: A 90-ghz Signal Sourcementioning

confidence: 99%

A 360 GHz Fully Integrated Differential Signal Source With 106.7 GHz Continuous Tuning Range in 90 nm SiGe:C BiCMOS

Starke,

Vogelsang,

Bott

et al. 2024

IEEE Trans. Microwave Theory Techn.

View full text Add to dashboard Cite

Commercial frequency-modulated continuous-wave (FMCW) radar systems are well-established in the frequency range up to 100 GHz, with some exceptions operating in the D-band and above. There are multiple advantages of operating at higher frequencies, such as the use of ON-chip antennas and, therefore, the omission of high-frequency substrates for frontend designs, which enables the fabrication of low-cost FR4 radar frontends. This work features a 360 GHz fully integrated signal source and breakout circuits at 90 and 180 GHz, manufactured in the 90 nm B12HFC SiGe:C BiCMOS technology. We present a 90-GHz wideband Colpitts-Clapp VCO combined with a static frequency divider for stabilization purposes, achieving a tuning range (TR) of 24.1 GHz and an output power of up to 6.43 dBm. Adding a frequency-doubling and amplification stage expands this circuit, achieving 51.7-GHz TR and up to 3.8-dBm output power. The 360 GHz signal source adds another frequency-doubling stage consisting of a wideband differential hybrid coupler for quadrature signal generation, amplifier chains, and two push-push frequency doublers, generating a pseudodifferential output signal with up to −1.8 dBm output power and a frequency TR of 106.7 GHz (29.9%).

show abstract

“…Besides the advantage of low susceptibility to manufacturing tolerances, the spiral inductor also occupies less area than other realizations. However, in other cases, it can be useful to realize the inductance as adjustable transmission lines [27].…”

Section: E Inductive Shunt Peakingmentioning

confidence: 99%

“…The MC pad allows for switching between the two division ratios 4 and 5. To tune the core current I 0 of the FFs [28], a tuning voltage can be provided on the V I pad as explained in Section II-B. The signal input pads are in a single-ended GSG configuration for proper on-chip probing.…”

Section: G Realizationmentioning

confidence: 99%

Design and Phase Noise Measurements of an Ultrafast Dual-Modulus Prescaler in 130 nm SiGe:C BiCMOS

Polzin,

van Delden,

Pohl

et al. 2024

IEEE Trans. Microwave Theory Techn.

View full text Add to dashboard Cite

The design complexity of high-speed and powerefficient circuits increases to higher operation frequencies. Therefore, this manuscript gives an overview of how to design and optimize fully differential emitter-coupled logic (ECL) gates using two dual-modulus prescalers with switchable division ratios of 4 and 5. The first prescaler is optimized to the highest operation frequencies, up to 142 GHz and even 166 GHz for the division ratios of 5 and 4, respectively. Furthermore, another prescaler has been optimized for the widely used 80 GHz band, which has been heavily promoted by the automotive industry and has a high number of components in that domain. Both prescalers can be utilized in a fully programmable frequency divider with a wide division ratio range. As the measurement of the additive phase noise for frequency-converting devices with excellent noise performance is quite challenging, this is discussed theoretically and carried out practically. The measured jitter is between 500 as and 1.9 fs within integration limits of 100 Hz up to 1 MHz offset frequency.

show abstract

A 117 GHz Dual-Modulus Prescaler With Inductive Peaking for a Programmable Frequency Divider

Cited by 7 publications

References 13 publications

A 142-GHz 4/5 Dual-Modulus Prescaler for Wideband and Low Noise Frequency Synthesizers in 130-nm SiGe:C BiCMOS

A 142-GHz 4/5 Dual-Modulus Prescaler for Wideband and Low Noise Frequency Synthesizers in 130-nm SiGe:C BiCMOS

A 360 GHz Fully Integrated Differential Signal Source With 106.7 GHz Continuous Tuning Range in 90 nm SiGe:C BiCMOS

Design and Phase Noise Measurements of an Ultrafast Dual-Modulus Prescaler in 130 nm SiGe:C BiCMOS

Contact Info

Product

Resources

About