Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005.
DOI: 10.1109/aspdac.2005.1466422
|View full text |Cite
|
Sign up to set email alerts
|

A 10Gb/s transmitter with multi-tap FIR pre-emphasis in 0.18μm CMOS technology

Abstract: Abstract-A 10Gb/s current mode logic (CML) transmitter with multi-tap finite impulse response (FIR) pre-emphasis has been implemented in 0.18µm CMOS technology. A half-rate clock retiming circuit for generating symbol-spaced data is proposed to alleviate the speed requirement of the traditional full-rate clock retiming. HSPICE simulation results of a 5-tap FIR transmitter show that the closed eye over a 34" FR4 backplane can be opened to 0.72UI at 10Gb/s. The power dissipation of the transmitter is 50mW at a 1… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 8 publications
(6 reference statements)
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?