A 10-bit 20-MS/s SAR DAC achieving 57.9-dB SNDR using insensitive geometry DAC array

Li, Dong; Song, Yan; Xie, Yi; Xin, Youze; Li, Ken; Jing, Xixin; Zhang, Bing; Gui, Xiaoyan; Geng, Li

doi:10.1016/j.mejo.2021.105109

Cited by 1 publication

(1 citation statement)

References 23 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In addition, the mismatch between capacitors is a new problem. Conventionally, the mismatch of each capacitor in DAC array becomes smaller with a larger unit capacitance or an advanced process, but it increases the cost [11] [12]. So, this traditional structure is not suitable for the SAR ADC designed in this paper.…”

Section: Capacitor Array Designmentioning

confidence: 99%

A 5MS/s 12-Bit Successive Approximation Analog-to-Digital Converter

Li,

Cao,

Wang

et al. 2023

OJAppS

View full text Add to dashboard Cite

With the continuous development of science and technology, digital signal processing is more and more widely used in various fields. Among them, the analog-to-digital converter (ADC) is one of the key components to convert analog signals to digital signals. As a common type of ADC, 12-bit sequential approximation analog-to-digital converter (SAR ADC) has attracted extensive attention for its performance and application. This paper aims to conduct in-depth research and analysis of 12-bit SAR ADC to meet the growing demands of digital signal processing. This article designs a 12-bit, successive approximation analog-to-digital converter (SAR ADC) with a sampling rate of 5 MS/s. The overall circuit adopts a fully differential structure, with key modules including DAC capacitor array, comparator, and control logic. According to the DAC circuit in this paper, a fully differential capacitor DAC array structure is proposed to reduce the area of layout DAC. The comparator uses a digital dynamic comparator to improve the ADC conversion speed. The chip is designed based on the SMIC180 nm CMOS process. The simulation results show that when the sampling rate is 5 MS/s, the effective bit of SAR ADC is 11.92 bit, the SNR is 74.62 dB, and the SFDR is 89.24 dB.

show abstract

Section: Capacitor Array Designmentioning

confidence: 99%