A 1.74mW/GHz 0.11–2.5GHz fast-locking, jitter-reducing, 180° phase-shift digital DLL with a window phase detector for LPDDR4 memory controllers

Chae, Joo-Hyung; Hong, Gi-Moon; Park, Jihwan; Kim, Mino; Ko, Hyeongjun; Shin, Woo Young; Chi, Hankyu; Jeong, Deog‐Kyoon; Kim, Suhwan

doi:10.1109/asscc.2015.7387434

Cited by 3 publications

(2 citation statements)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…With increasing operating frequency, the duty cycle distortion, the reference clock jitter, and the pin-topin delay mismatch adversely affect the valid sampling window. A delay-locked loop (DLL) is often used to achieve a high-quality phase shift or phase alignment for the sampling clock [1][2][3][4][5][6][7][8][9][10][11][12][13][14]. In practice, the routing difference and the different path characteristics of the parallel pins cause considerable pin-to-pin delay mismatch [7].…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

An area-efficient and wide-range digital DLL for per-pin deskew applications

Chung¹,

Yu²

2017

Turk J Elec Eng & Comp Sci

View full text Add to dashboard Cite

Abstract:In this work, we present a 200 MHz to 1.6 GHz digital delay-locked loop (DLL) for per-pin deskew applications.The proposed phase shifters apply linear and scalable circuit architecture for the pin-to-pin delay mismatch of parallel I/O pins. The proposed phase detector with a detection window and the proposed consecutive phase decision method reduce the sensitivity to reference clock jitter. A test chip of the 0.042 mm 2 DLL and the 3-ps-adjustable-resolution phase shifters with a 0.0025 mm 2 per-channel area was implemented using a 90-nm CMOS process. Simulation resultsshow that the phase error of the 90• phase shifter at 1.6 GHz is 2.4• . The DLL and the phase shifter consume 3.4 mW and 0.31 mW, respectively, at 1.6 GHz.

show abstract

Section: Introductionmentioning

confidence: 99%

“…However, achieving high-frequency operation is difficult because of the requirement for frequency multiplication. In addition, conventional DLLs [2][3][4]6,8,[10][11][12][13][14] only consider the design of the 90 • phase shifter; per-pin deskew is not supported in these DLLs.…”

Section: Introductionmentioning

confidence: 99%