2009
DOI: 10.1109/jssc.2009.2028933
|View full text |Cite
|
Sign up to set email alerts
|

A 0.7-V 1.8-mW H.264/AVC 720p Video Decoder

Abstract: The H.264/AVC video coding standard can deliver high compression efficiency at a cost of increased complexity and power. The increasing popularity of video capture and playback on portable devices requires that the power of the video codec be kept to a minimum. This work implements several architecture optimizations such as increased parallelism, pipelining with FIFOs, multiple voltage/frequency domains, and custom voltage-scalable SRAMs that enable low voltage operation to reduce the power of a high-definitio… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
21
0

Year Published

2010
2010
2017
2017

Publication Types

Select...
5
4
1

Relationship

2
8

Authors

Journals

citations
Cited by 45 publications
(21 citation statements)
references
References 22 publications
(23 reference statements)
0
21
0
Order By: Relevance
“…Note that the external bus power dissipation is directly proportional to the total number of bit-toggles per transition [44]. This enormous amount of data results in high latency and energy consumption (around 40% of the total system energy is consumed by the external IO [43] [22]). Therefore, saving external memory accesses becomes vital for reducing the energy consumption of a video encoding system.…”
Section: Fig 4 Block Matching Memory Access Comparison Between Hevc mentioning
confidence: 99%
“…Note that the external bus power dissipation is directly proportional to the total number of bit-toggles per transition [44]. This enormous amount of data results in high latency and energy consumption (around 40% of the total system energy is consumed by the external IO [43] [22]). Therefore, saving external memory accesses becomes vital for reducing the energy consumption of a video encoding system.…”
Section: Fig 4 Block Matching Memory Access Comparison Between Hevc mentioning
confidence: 99%
“…In hardware implementation, various simplifications are often considered and implemented [2,3]. For example, search algorithm are designed to allow search ranges and cost calculations to be shared across different block sizes to reduce hardware complexity [4,5].…”
Section: Hevc Motion Estimation Architecturementioning
confidence: 99%
“…Manuscript Much of the applicable research has focused on the reduction of power consumption in the video codec itself; such research has shown good results. Sze et al [4] implemented a full real-time 720p H.264 decoder in 65 nm by using a variety of techniques such as multiple voltage, frequency domains, frame level dynamic voltage, and frequency scaling. In this study, the core power consumption of the video decoder was reduced to 1.8 mW.…”
Section: Introductionmentioning
confidence: 99%