2015 IEEE International Symposium on Circuits and Systems (ISCAS) 2015
DOI: 10.1109/iscas.2015.7169283
|View full text |Cite
|
Sign up to set email alerts
|

A 0.38 pj/bit 1.24 nW chip-to-chip serial link for ultra-low power systems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2017
2017
2020
2020

Publication Types

Select...
2
2

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(2 citation statements)
references
References 15 publications
0
2
0
Order By: Relevance
“…Thus, if a stand-alone sensor is being developed, the digital interface can be customized to reduce power. Reducing the operating voltage of the digital interface between chips on a board reduces the power and energy dramatically at the cost of throughput [15]. This voltage can be tuned for the required sensor throughput enabling the application to reach its minimum energy and power consumption.…”
Section: Sensing Interfacesmentioning
confidence: 99%
“…Thus, if a stand-alone sensor is being developed, the digital interface can be customized to reduce power. Reducing the operating voltage of the digital interface between chips on a board reduces the power and energy dramatically at the cost of throughput [15]. This voltage can be tuned for the required sensor throughput enabling the application to reach its minimum energy and power consumption.…”
Section: Sensing Interfacesmentioning
confidence: 99%
“…Therefore, it is necessary to reduce the energy consumption of the digital chip-to-chip interface. Existing low-power wireline interfaces [3], [4] use smart supplies to further improve the energy efficiency. However, the achievable efficiency depends on the operating frequency and the maximum efficiency point is only possible with an ultralow supply voltage (0.24 V) and low data rate (<1 kb/s).…”
Section: Introductionmentioning
confidence: 99%