2022 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) 2022
DOI: 10.1109/apccas55924.2022.10090393
|View full text |Cite
|
Sign up to set email alerts
|

A 0.006-mm26-to-20-Gb/s NRZ Bang-Bang Clock and Data Recovery Circuit With Dual-Path Loop

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 15 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?