2021
DOI: 10.1002/sdtp.14610
|View full text |Cite
|
Sign up to set email alerts
|

7‐2: Invited Paper: A 40 nm Gate Length Surrounding Gate Vertical‐Channel FET Using Thermally Stable In‐Al‐Zn‐O Channel for 3D CMOS‐LSI Applications

Abstract: We have developed a CMOS back‐end‐of‐line (BEOL) process compatible oxide semiconductor channel FET with newly proposed In‐Al‐Zn‐O (IAZO) for 3D CMOS‐LSI applications. Compared with In‐Ga‐Zn‐O for active‐matrix display applications, IAZO channel has higher thermal stability (~420°C) suitable for BEOL transistors where suppression of channel shortening is essential. We have successfully demonstrated a surrounding gate vertical‐channel FET with gate length of 40 nm by IAZO channel.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 11 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?